參數(shù)資料
型號: 5962-9205805QXA
廠商: TEXAS INSTRUMENTS INC
元件分類: 數(shù)字信號處理
英文描述: 32-BIT, 60 MHz, OTHER DSP, CPGA141
封裝: STAGGERED, CERAMIC, PGA-141
文件頁數(shù): 20/54頁
文件大?。?/td> 1033K
代理商: 5962-9205805QXA
SMJ320C31, SMJ320LC31, SMQ320LC31
DIGITAL SIGNAL PROCESSORS
SGUS026G APRIL 1998 REVISED SEPTEMBER 2006
27
POST OFFICE BOX 1443
HOUSTON, TEXAS 772511443
changing XFx from an output to an input
The following table defines the timing parameters for changing the XFx pin from an output pin to an input pin.
timing of XFx changing from output to input mode for SMJ320C31 (see Figure 21)
NO.
’C31-40
’LC31-40
’C31-50
’C31-60
UNIT
NO.
MIN
MAX
MIN
MAX
MIN
MAX
MIN
MAX
UNIT
34
th(H3H-XF)
Hold time, XFx after H3 high
13*
12*
11*
ns
35
tsu(XF-H1L)
Setup time, XFx before H1 low
9
10
8
ns
36
th(H1L-XF)
Hold time, XFx after H1 low
0
ns
* This parameter is not production tested.
Execute
Load of IOF
Buffers Go
From Output
to Output
Synchronizer
Delay
Value on Pin
Seen in IOF
H3
H1
XFx Pin
INXFx Bit
(see Note A)
I / OxFx Bit
(see Note A)
34
35
36
Data
Sampled
Data
Seen
Output
NOTE A: I / OxFx represents either bit 1 or bit 5 of the IOF register, and INXFx represents either bit 3 or bit 7 of the IOF register.
Figure 21. Timing for Change of XFx From Output to Input Mode
相關(guān)PDF資料
PDF描述
5962-9309101HYA EEPROM 5V MODULE, CDIP32
5962-9315302MXX 4K X 9 MULTI-PORT SRAM, 25 ns, CQCC
596287663012X ACT SERIES, 8-BIT TRANSCEIVER, TRUE OUTPUT, CQCC20
5962D0053605QYX 512K X 8 STANDARD SRAM, 20 ns, CDFP36
5962D1022901QXC 64M X 40 SYNCHRONOUS DRAM, 5.4 ns, CQFP128
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
5962-9205805QYA 制造商:Texas Instruments 功能描述:DSP FLOATING PT 32BIT 60MHZ 30MIPS 132CFPAK - Rail/Tube
596292062012MYC 制造商:ALTERA 功能描述:EPM5192GM883B
5962-92062012MYC 制造商:ALTERA 功能描述:EPM5192GM883B
5962-9206201MYC 制造商:Cypress Semiconductor 功能描述:CPLD 192 Macro Cells 0.8um (CMOS) Technology 5V 84-Pin Windowed PGA
5962-9206202MYC 制造商:e2v Aerospace & Defense 功能描述:CPLD, UV ERASABLE, 192-MACROCELL, 30 NS PROP. DELAY TIME