參數(shù)資料
型號(hào): 571KKAFREQDGR
廠商: SILICON LABORATORIES
元件分類: VCXO, clock
英文描述: VCXO, CLOCK, 10 MHz - 945 MHz, CMOS OUTPUT
封裝: ROHS COMPLIANT PACKAGE-8
文件頁(yè)數(shù): 25/26頁(yè)
文件大?。?/td> 315K
代理商: 571KKAFREQDGR
Si570/Si571
8
Rev. 0.31
Table 6. CLK± Output Phase Jitter (Si571)
Parameter
Symbol
Test Condition
Min
Typ
Max
Units
Phase Jitter (RMS)1,2,3
for FOUT > 500 MHz
φ
J
Kv = 33 ppm/V
12 kHz to 20 MHz (OC-48)
50 kHz to 80 MHz (OC-192)
0.26
ps
Kv = 45 ppm/V
12 kHz to 20 MHz (OC-48)
50 kHz to 80 MHz (OC-192)
0.27
0.26
Kv = 90 ppm/V
12 kHz to 20 MHz (OC-48)
50 kHz to 80 MHz (OC-192)
0.32
0.26
Kv = 135 ppm/V
12 kHz to 20 MHz (OC-48)
50 kHz to 80 MHz (OC-192)
0.40
0.27
Kv = 180 ppm/V
12 kHz to 20 MHz (OC-48)
50 kHz to 80 MHz (OC-192)
0.49
0.28
Kv = 356 ppm/V
12 kHz to 20 MHz (OC-48)
50 kHz to 80 MHz (OC-192)
0.87
0.33
Notes:
1. Differential Modes: LVPECL/LVDS/CML. Refer to AN255, AN256, and AN266 for further information.
2. For best jitter and phase noise performance, always choose the smallest KV that meets the application’s minimum APR
requirements. See “AN266: VCXO Tuning Slope (KV), Stability, and Absolute Pull Range (APR)” for more information.
3. See “AN255: Replacing 622 MHz VCSO devices with the Si550 VCXO” for comparison highlighting power supply
rejection (PSR) advantage of Si55x versus SAW-based solutions.
相關(guān)PDF資料
PDF描述
571NMAFREQDGR VCXO, CLOCK, 10 MHz - 945 MHz, LVDS OUTPUT
571QBAFREQDG VCXO, CLOCK, 10 MHz - 945 MHz, CMOS OUTPUT
550MG019M440DG VCXO, CLOCK, 19.44 MHz, LVPECL OUTPUT
550NJ200M000DG VCXO, CLOCK, 200 MHz, LVDS OUTPUT
550CK024M576DG VCXO, CLOCK, 24.576 MHz, CMOS OUTPUT
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
571M 02 2813 EB 制造商:Taunuslicht 功能描述:
571M 02 2813 EG 制造商:Taunuslicht 功能描述:
571M 02 2813 ER 制造商:Taunuslicht 功能描述:
571M 02 2813 EY 制造商:Taunuslicht 功能描述:
571M 02 2813 WS 制造商:Taunuslicht 功能描述: