參數(shù)資料
型號(hào): 571KFAFREQDGR
廠商: SILICON LABORATORIES
元件分類: VCXO, clock
英文描述: VCXO, CLOCK, 10 MHz - 945 MHz, CMOS OUTPUT
封裝: ROHS COMPLIANT PACKAGE-8
文件頁數(shù): 7/26頁
文件大?。?/td> 315K
代理商: 571KFAFREQDGR
Si570/Si571
Rev. 0.31
15
Register 7. High Speed/N1 Dividers
Bit
D7D6D5D4D3D2D1D0
Name
HS_DIV[2:0]
N1[6:2]
Type
R/W
Bit
Name
Function
7:5
HS_DIV[2:0]
DCO High Speed Divider.
Sets value for high speed divider that takes the DCO output fOSC as its clock input.
000 = 4
001 = 5
010 = 6
011 = 7
100 = Not used.
101 = 9
110 = Not used.
111 = 11
4:0
N1[6:2]
CLKOUT Output Divider.
Sets value for CLKOUT output divider. Allowed values are [1] and [2, 4, 6, ..., 27]. Illegal
odd divider values will be rounded up to the nearest even value. The value for the N1 reg-
ister can be calculated by taking the divider ratio minus one. For example, to divide by 10,
write 0001001 (9 decimal) to the N1 registers.
0000000 = 1
1111111 = 27
Register 8. Reference Frequency
Bit
D7D6D5D4D3D2D1D0
Name
N1[1:0]
RFREQ[37:32]
Type
R/W
Bit
Name
Function
7:6
N1[1:0]
CLKOUT Output Divider.
Sets value for CLKOUT output divider. Allowed values are [1, 2, 4, 6, ..., 27]. Illegal odd
divider values will be rounded up to the nearest even value. The value for the N1 regis-
ter can be calculated by taking the divider ratio minus one. For example, to divide by
10, write 0001001 (9 decimal) to the N1 registers.
0000000 = 1
1111111 = 27
5:0
RFREQ[37:32]
Reference Frequency.
Frequency control input to DCO.
相關(guān)PDF資料
PDF描述
571MDAFREQDG VCXO, CLOCK, 10 MHz - 945 MHz, LVPECL OUTPUT
550ME614M400DGR VCXO, CLOCK, 614.4 MHz, LVPECL OUTPUT
550MH040M000DGR VCXO, CLOCK, 40 MHz, LVPECL OUTPUT
550MH166M628DGR VCXO, CLOCK, 166.628 MHz, LVPECL OUTPUT
550ND125M000DGR VCXO, CLOCK, 125 MHz, LVDS OUTPUT
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
571M 02 2813 EB 制造商:Taunuslicht 功能描述:
571M 02 2813 EG 制造商:Taunuslicht 功能描述:
571M 02 2813 ER 制造商:Taunuslicht 功能描述:
571M 02 2813 EY 制造商:Taunuslicht 功能描述:
571M 02 2813 WS 制造商:Taunuslicht 功能描述: