- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄115385 > 571EJAFREQDG (SILICON LABORATORIES) VCXO, CLOCK, 10 MHz - 945 MHz, LVPECL OUTPUT PDF資料下載
參數(shù)資料
| 型號： | 571EJAFREQDG |
| 廠商： | SILICON LABORATORIES |
| 元件分類： | VCXO, clock |
| 英文描述： | VCXO, CLOCK, 10 MHz - 945 MHz, LVPECL OUTPUT |
| 封裝： | ROHS COMPLIANT PACKAGE-8 |
| 文件頁數(shù)： | 18/26頁 |
| 文件大?。?/td> | 315K |
| 代理商： | 571EJAFREQDG |
Si570/Si571
Rev. 0.31
25
DOCUMENT CHANGE LIST
Revision 0.1 to Revision 0.2
Updated " Description" on page 1.
Updated "1. Detailed Block Diagrams" on page 4 for
both XO and VCXO.
Updated the Nominal Control Voltage in Table 2, “VC
Updated tables to reflect slight performance
differences between Si570 and Si571.
Added detail to the "3.2. Frequency Programming
12.
Procedure now requires use of two frequency
configuration register sets.
Procedure now recommends disabling output at
powerup to protect equipment not expecting the
default output frequency.
Added second frequency configuration register set
to the register tables.
Added frequency configuration select register.
Updated "7. Ordering Information" on page 21 to be
consistent with the Si55x series devices.
Revision 0.2 to Revision 0.3
Updated Table 1, “Recommended Operating
Device maintains stable operation over –40 to +85 C
operating temperature range.
Supply current specifications updated.
Updated Table 4, “CLK± Output Levels and
Updated LVDS differential peak-peak swing
specifications.
Revised period jitter specifications.
page 10 to reflect the soldering temperature time at
260 C is 20–40 sec per JEDEC J-STD-020C.
Updated device programming procedure in Section
Updated "7. Ordering Information" on page 21.
Changed ordering instructions to revision D.
Revision 0.3 to Revision 0.31
12.
Corrected Step 6 to read “bit 4”.
Corrected Freeze DCO bit location in Register 137 to
bit 4 on pages 14 and 18.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 571JFAFREQDGR | VCXO, CLOCK, 10 MHz - 160 MHz, CMOS OUTPUT |
| 571KGAFREQDGR | VCXO, CLOCK, 10 MHz - 945 MHz, CMOS OUTPUT |
| 571MHAFREQDG | VCXO, CLOCK, 10 MHz - 945 MHz, LVPECL OUTPUT |
| 571NKAFREQDG | VCXO, CLOCK, 10 MHz - 945 MHz, LVDS OUTPUT |
| 571PGAFREQDGR | VCXO, CLOCK, 10 MHz - 160 MHz, CMOS OUTPUT |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 571EJB000634DG | 制造商:Silicon Laboratories Inc 功能描述:OSCILLATOR - Trays |
| 571EJB000634DGR | 制造商:Silicon Laboratories Inc 功能描述:OSCILLATOR - Tape and Reel |
| 571FAA000742DG | 制造商:Silicon Laboratories Inc 功能描述:OSCILLATOR - Trays |
| 571FAA000742DGR | 制造商:Silicon Laboratories Inc 功能描述:OSCILLATOR - Tape and Reel |
| 571FBA000103DG | 制造商:Silicon Laboratories Inc 功能描述:CONTROLLED OSCILLATOR 155.52MHZ VCXO LVDS 6-PIN SMD - Trays |
發(fā)布緊急采購，3分鐘左右您將得到回復。