- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄115440 > 571AJC000336DG (SILICON LABORATORIES) VCXO, CLOCK, 10 MHz - 280 MHz, LVPECL OUTPUT PDF資料下載
參數(shù)資料
| 型號： | 571AJC000336DG |
| 廠商： | SILICON LABORATORIES |
| 元件分類： | VCXO, clock |
| 英文描述： | VCXO, CLOCK, 10 MHz - 280 MHz, LVPECL OUTPUT |
| 封裝： | ROHS COMPLIANT PACKAGE-8 |
| 文件頁數(shù)： | 8/30頁 |
| 文件大?。?/td> | 361K |
| 代理商： | 571AJC000336DG |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁當前第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁
Si570/Si571
16
Rev. 1.1
3.2. I2C Interface
The control interface to the Si570 is an I2C-compatible
2-wire bus for bidirectional communication. The bus
consists of a bidirectional serial data line (SDA) and a
serial clock input (SCL). Both lines must be connected
to the positive supply via an external pullup.Fast mode
operation is supported for transfer rates up to 400 kbps
as specified in the I2C-Bus Specification standard.
Figure 5 shows the command format for both read and
write access. Data is always sent MSB. Data length is 1
byte. Read and write commands support 1 or more data
bytes as illustrated. The master must send a Not
Acknowledge and a Stop after the last read data byte to
terminate the read command. The timing specifications
and timing diagram for the I2C bus can be found in the
I2C-Bus Specification standard (fast mode operation).
The device I2C address is specified in the part number.
Figure 5. I2C Command Format
From master to slave
From slave to master
A – Acknowledge (SDA LOW)
N – Not Acknowledge (SDA HIGH).
Required after the last data byte to signal the end of the read comand to the slave.
S – START condition
P – STOP condition
P
A
Byte Address
A
S Slave Address 0
Data
Write Command
(Optional 2nd data byte and acknowledge illustrated)
A
Byte Address
A
S Slave Address 0
S Slave Address 1
A
Data
A
Data
N P
Read Command
(Optional data byte and acknowledge before the last data byte and not acknowledge illustrated)
相關PDF資料 |
PDF描述 |
|---|---|
| 5G42B-80N-FREQ | VCXO, CLOCK, 1 MHz - 50 MHz, HCMOS/TTL OUTPUT |
| 5G42C-150M-FREQ | VCXO, CLOCK, 1 MHz - 50 MHz, HCMOS/TTL OUTPUT |
| 5G576F-200N-FREQ | VCXO, CLOCK, 0.625 MHz - 50 MHz, HCMOS/TTL OUTPUT |
| 5G62A-150T-FREQ | VCXO, CLOCK, 0.625 MHz - 50 MHz, HCMOS/TTL OUTPUT |
| 5G62C-80N-FREQ | VCXO, CLOCK, 0.625 MHz - 50 MHz, HCMOS/TTL OUTPUT |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| 571AJC000337DG | 制造商:Silicon Laboratories Inc 功能描述:PROGRAMMABLE VCXO, LVPECL, 3.3V - Trays |
| 571AKA000107DG | 功能描述:VCXO振蕩器 VCXO 8 pin 7mmx5mm RoHS:否 制造商:Fox 封裝 / 箱體:5 mm x 3.2 mm 頻率:19.2 Mhz 頻率穩(wěn)定性:2.5 PPM 輸出格式: 封裝:Reel 電源電壓:3 V 端接類型:SMD/SMT 尺寸:3.2 mm W x 5 mm L x 1.5 mm H 最小工作溫度:- 20 C 最大工作溫度:+ 75 C |
| 571AKA000107DGR | 制造商:Silicon Laboratories Inc 功能描述:CONTROLLED OSCILLATOR 10MHZ VCXO LVPECL 6-PIN SMD - Tape and Reel |
| 571AMA000107DG | 功能描述:VCXO振蕩器 PRGRMBL VCXO 8 PIN 7mm x 5mm RoHS:否 制造商:Fox 封裝 / 箱體:5 mm x 3.2 mm 頻率:19.2 Mhz 頻率穩(wěn)定性:2.5 PPM 輸出格式: 封裝:Reel 電源電壓:3 V 端接類型:SMD/SMT 尺寸:3.2 mm W x 5 mm L x 1.5 mm H 最小工作溫度:- 20 C 最大工作溫度:+ 75 C |
| 571AMA000107DGR | 制造商:Silicon Laboratories Inc 功能描述:CONTROLLED OSCILLATOR 10MHZ VCXO LVPECL 6-PIN SMD - Tape and Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復。