參數(shù)資料
型號: 554DF000251BGR
廠商: SILICON LABORATORIES
元件分類: VCXO, clock
英文描述: VCXO, CLOCK, 333.25714 MHz, CMOS/TTL OUTPUT
封裝: ROHS COMPLIANT, SMD, 8 PIN
文件頁數(shù): 28/115頁
文件大?。?/td> 3254K
代理商: 554DF000251BGR
Si554
2
Rev. 0.5
1. Electrical Specifications
Table 1. Recommended Operating Conditions
Parameter
Symbol
Test Condition
Min
Typ
Max
Units
Supply Voltage1
VDD
3.3 V option
2.97
3.3
3.63
V
2.5 V option
2.25
2.5
2.75
1.8 V option
1.71
1.8
1.89
Supply Current
IDD
Output enabled
LVPECL
CML
LVDS
CMOS
120
108
99
90
130
117
108
98
mA
TriState mode
60
70
Output Enable (OE)
and Frequency Select FS[1:0]2
VIH
0.75 x VDD
——
V
VIL
——
0.5
Operating Temperature Range3
TA
–40
85
C
Notes:
1. Selectable parameter specified by part number. See Section 3. "Ordering Information" on page 7 for further details.
2. OE and FS[1:0] pins include a 17 k
pullup resistor to VDD. Pulling OE to ground causes outputs to tristate.
3. If the device is powered up below –20 C and the ambient temperature rises by approximately 105 C during normal
operation, the device will perform a one-time recalibration. The output is squelched for approximately 2–3 ms during
this recalibration.
Table 2. VC Control Voltage Input
Parameter
Symbol
Test Condition
Min
Typ
Max
Units
Control Voltage Tuning Slope1,2,3
KV
10 to 90% of VDD
—45
90
135
180
ppm/V
Control Voltage Linearity4
LVC
BSL
–5
±1
+5
%
Incremental
–10
±5
+10
Modulation Bandwidth
BW
9.3
10.0
10.7
kHz
VC Input Impedance
ZVC
500
k
Nominal Control Voltage
VCNOM
@ fO
—3/8 x VDD
—V
Control Voltage Tuning Range
VC
0VDD
V
Notes:
1. Positive slope; selectable option by part number. See Section 3. "Ordering Information" on page 7.
2. For best jitter and phase noise performance, always choose the smallest KV that meets the application’s minimum APR
requirements. See “AN266: VCXO Tuning Slope (KV), Stability, and Absolute Pull Range (APR)” for more information.
3. KV variation is ±28% of typical values.
4. BSL determined from deviation from best straight line fit with VC ranging from 10 to 90% of VDD. Incremental slope
determined with VC ranging from 10 to 90% of VDD.
相關PDF資料
PDF描述
550BE622M080BG VCXO, CLOCK, 622.08 MHz, LVDS OUTPUT
550BC270M000BG VCXO, CLOCK, 270 MHz, LVDS OUTPUT
550CA19M6960BG VCXO, CLOCK, 19.696 MHz, CMOS OUTPUT
550CE29M4400BGR VCXO, CLOCK, 29.44 MHz, CMOS OUTPUT
550CC18M0000BGR VCXO, CLOCK, 18 MHz, CMOS OUTPUT
相關代理商/技術參數(shù)
參數(shù)描述
554DH000036DG 制造商:Silicon Laboratories Inc 功能描述:
554DH000036DGR 制造商:Silicon Laboratories Inc 功能描述:
554E 功能描述:PLIER FORMING 4MM U-SHAPE 制造商:apex tool group 系列:Erem? 零件狀態(tài):有效 工具類型:成型鉗 配套使用產(chǎn)品/相關產(chǎn)品:無源元件 重量:2.47 盎司(70.38g) 標準包裝:1
554EAXXXXXXBG 制造商:SILABS 制造商全稱:SILABS 功能描述:SiPHY OC-192/STM-64 TRANSMITTER
554EAXXXXXXBGR 制造商:SILABS 制造商全稱:SILABS 功能描述:SiPHY OC-192/STM-64 TRANSMITTER