- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄116764 > 554AF000171DG (SILICON LABORATORIES) VCXO, CLOCK, LVPECL OUTPUT PDF資料下載
參數(shù)資料
| 型號(hào)： | 554AF000171DG |
| 廠商： | SILICON LABORATORIES |
| 元件分類： | VCXO, clock |
| 英文描述： | VCXO, CLOCK, LVPECL OUTPUT |
| 封裝： | ROHS COMPLIANT PACKAGE-8 |
| 文件頁(yè)數(shù)： | 7/14頁(yè) |
| 文件大?。?/td> | 238K |
| 代理商： | 554AF000171DG |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)當(dāng)前第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)
Si554
2
Rev. 0.6
1. Electrical Specifications
Table 1. Recommended Operating Conditions
Parameter
Symbol
Test Condition
Min
Typ
Max
Units
Supply Voltage1
VDD
3.3 V option
2.97
3.3
3.63
V
2.5 V option
2.25
2.5
2.75
1.8 V option
1.71
1.8
1.89
Supply Current
IDD
Output enabled
LVPECL
CML
LVDS
CMOS
—
120
108
99
90
130
117
108
98
mA
Tristate mode
—
60
75
Output Enable (OE)
and Frequency Select FS[1:0]2
VIH
0.75 x VDD
——
V
VIL
——
0.5
Operating Temperature Range
TA
–40
—
85
C
Notes:
1. Selectable parameter specified by part number. See Section 3. "Ordering Information" on page 8 for further details.
2. OE and FS[1:0] pins include a 17 k
resistor to VDD.
Table 2. VC Control Voltage Input
Parameter
Symbol
Test Condition
Min
Typ
Max
Units
Control Voltage Tuning Slope1,2,3
KV
10 to 90% of VDD
—33
45
90
135
180
356
—
ppm/V
Control Voltage Linearity4
LVC
BSL
–5
±1
+5
%
Incremental
–10
±5
+10
Modulation Bandwidth
BW
9.3
10.0
10.7
kHz
VC Input Impedance
ZVC
500
—
k
Nominal Control Voltage
VCNOM
@ fO
—VDD/2
—
V
Control Voltage Tuning Range
VC
0VDD
V
Notes:
1. Positive slope; selectable option by part number. See Section 3. "Ordering Information" on page 8.
2. For best jitter and phase noise performance, always choose the smallest KV that meets the application’s minimum APR
requirements. See “AN266: VCXO Tuning Slope (KV), Stability, and Absolute Pull Range (APR)” for more information.
3. KV variation is ±10% of typical values.
4. BSL determined from deviation from best straight line fit with VC ranging from 10 to 90% of VDD. Incremental slope
determined with VC ranging from 10 to 90% of VDD.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 554AF000282DG | VCXO, CLOCK, LVPECL OUTPUT |
| 554AJ000398DG | VCXO, CLOCK, LVPECL OUTPUT |
| 554BC000426DGR | VCXO, CLOCK, LVDS OUTPUT |
| 554BD000413DG | VCXO, CLOCK, LVDS OUTPUT |
| 554DD000129DG | VCXO, CLOCK, ECL OUTPUT |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 554AF000171DGR | 制造商:Silicon Laboratories Inc 功能描述:CONTROLLED OSCILLATOR 531.25MHZ/622.08MHZ/625MHZ/666.51429MH - Tape and Reel |
| 554AF000201DG | 制造商:Silicon Laboratories Inc 功能描述:CNTRLD OSC 200MHZ/500MHZ/1GHZ/1.4GHZ VCXO LVPECL 6SMD - Trays |
| 554AF000201DGR | 制造商:Silicon Laboratories Inc 功能描述:CNTRLD OSC 200MHZ/500MHZ/1GHZ/1.4GHZ VCXO LVPECL 6SMD - Tape and Reel |
| 554AF000207DG | 制造商:Silicon Laboratories Inc 功能描述:CNTRLD OSC 100MHZ/106.25MHZ/124.416MHZ/125MHZ VCXO LVPECL 6S - Trays |
| 554AF000227DG | 制造商:Silicon Laboratories Inc 功能描述:CNTRLD OSC 644.53125MHZ/669.32658MHZ/693.48304MHZ/707.35265M - Trays |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。