- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄116764 > 552AD000270DG (SILICON LABORATORIES) VCXO, CLOCK, LVPECL OUTPUT PDF資料下載
參數(shù)資料
| 型號： | 552AD000270DG |
| 廠商： | SILICON LABORATORIES |
| 元件分類： | VCXO, clock |
| 英文描述： | VCXO, CLOCK, LVPECL OUTPUT |
| 封裝： | ROHS COMPLIANT PACKAGE-6 |
| 文件頁數(shù)： | 8/14頁 |
| 文件大小： | 236K |
| 代理商： | 552AD000270DG |
Si552
Rev. 0.6
3
Table 3. CLK± Output Frequency Characteristics
Parameter
Symbol
Test Condition
Min
Typ
Max
Units
Nominal Frequency1,2,3
fO
LVDS/CML/LVPECL
10
—
945
MHz
CMOS
10
—
160
Temperature Stability1,4
TA = –40 to +85 °C
–20
–50
–100
—
+20
+50
+100
ppm
Absolute Pull Range1,4
APR
±25
—
±375
ppm
Aging
Frequency drift over first year.
—
±3
ppm
Frequency drift over 15 year life.
—
±10
Power up Time5
tOSC
——
10
ms
Settling Time After FS Change
tFRQ
——
10
ms
Notes:
1. See Section 3. "Ordering Information" on page 8 for further details.
2. Specified at time of order by part number. Also available in frequencies from 970 to 1134 MHz and 1213 to 1417 MHz.
3. Nominal output frequency set by VCNOM =VDD/2.
4. Selectable parameter specified by part number.
5. Time from power up or tristate mode to fO (to within ±1 ppm of fO).
Table 4. CLK± Output Levels and Symmetry
Parameter
Symbol
Test Condition
Min
Typ
Max
Units
LVPECL Output Option1
VO
mid-level
VDD – 1.42
—
VDD – 1.25
V
VOD
swing (diff)
1.1
—
1.9
VPP
VSE
swing (single-ended)
0.55
—
0.95
VPP
LVDS Output Option2
VO
mid-level
1.125
1.20
1.275
V
VOD
swing (diff)
0.5
0.7
0.9
VPP
CML Output Option2
VO
mid-level
—
VDD – 0.75
—
V
VOD
swing (diff)
0.70
0.95
1.20
VPP
CMOS Output Option3
VOH
IOH =32mA
0.8 x VDD
—
VDD
V
VOL
IOL =32mA
—
0.4
Rise/Fall time (20/80%)
tR, tF
LVPECL/LVDS/CML
—
350
ps
CMOS with CL =15pF
—
1
—
ns
Symmetry (duty cycle)
SYM
LVPECL:
VDD – 1.3 V (diff)
LVDS:
1.25 V (diff)
CMOS:
VDD/2
45
—
55
%
Notes:
1. 50
to VDD – 2.0 V.
2. Rterm = 100 (differential).
3. CL = 15 pF
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 552AH000122DG | VCXO, CLOCK, LVPECL OUTPUT |
| 552AK000107DGR | VCXO, CLOCK, LVPECL OUTPUT |
| 552BD000260DG | VCXO, CLOCK, LVDS OUTPUT |
| 552BE000118DG | VCXO, CLOCK, LVDS OUTPUT |
| 552BF000161DG | VCXO, CLOCK, LVDS OUTPUT |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 552AD000293DG | 制造商:Silicon Laboratories Inc 功能描述:CONTROLLED OSCILLATOR 622.08MHZ/672.16266MHZ VCXO LVPECL 6-P - Trays |
| 552AD000293DGR | 制造商:Silicon Laboratories Inc 功能描述:CONTROLLED OSCILLATOR 622.08MHZ/672.16266MHZ VCXO LVPECL 6-P - Tape and Reel |
| 552AD000330DG | 制造商:Silicon Laboratories Inc 功能描述: |
| 552AD000330DGR | 制造商:Silicon Laboratories 功能描述:Controlled Oscillator 622.08MHz/669.3266MHz VCXO LVPECL 6-Pin SMD T/R |
| 552AD000351DG | 制造商:Silicon Laboratories Inc 功能描述:CONTROLLED OSCILLATOR 1.24415625GHZ/1.3443125GHZ VCXO LVPECL - Trays |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。