- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄116187 > 550ME166M628DG (SILICON LABORATORIES) VCXO, CLOCK, 166.628 MHz, LVPECL OUTPUT PDF資料下載
參數(shù)資料
| 型號(hào)： | 550ME166M628DG |
| 廠商： | SILICON LABORATORIES |
| 元件分類： | VCXO, clock |
| 英文描述： | VCXO, CLOCK, 166.628 MHz, LVPECL OUTPUT |
| 封裝： | ROHS COMPLIANT PACKAGE-6 |
| 文件頁數(shù)： | 7/14頁 |
| 文件大小： | 230K |
| 代理商： | 550ME166M628DG |
Si550
2
Rev. 0.6
1. Electrical Specifications
Table 1. Recommended Operating Conditions
Parameter
Symbol
Test Condition
Min
Typ
Max
Units
Supply Voltage1
VDD
3.3 V option
2.97
3.3
3.63
V
2.5 V option
2.25
2.5
2.75
1.8 V option
1.71
1.8
1.89
Supply Current
IDD
Output enabled
LVPECL
CML
LVDS
CMOS
—
120
108
99
90
130
117
108
98
mA
tristate mode
—
60
75
Output Enable (OE)2
VIH
0.75 x VDD
——
V
VIL
——
0.5
Operating Temperature Range
TA
–40
—
85
°C
Notes:
1. Selectable parameter specified by part number. See 3. "Ordering Information" on page 8 for further details.
2. OE pin includes a 17 k
resistor to VDD.
Table 2. VC Control Voltage Input
Parameter
Symbol
Test Condition
Min
Typ
Max
Units
Control Voltage Tuning Slope1,2,3
KV
10 to 90% of VDD
—33
45
90
135
180
356
—
ppm/V
Control Voltage Linearity4
LVC
BSL
–5
±1
+5
%
Incremental
–10
±5
+10
Modulation Bandwidth
BW
9.3
10.0
10.7
kHz
VC Input Impedance
ZVC
500
—
k
Nominal Control Voltage
VCNOM
@ fO
—VDD/2
—
V
Control Voltage Tuning Range
VC
0VDD
V
Notes:
1. Positive slope; selectable option by part number. See 3. "Ordering Information" on page 8.
2. For best jitter and phase noise performance, always choose the smallest KV that meets the application’s minimum APR
requirements. See “AN266: VCXO Tuning Slope (KV), Stability, and Absolute Pull Range (APR)” for more information.
3. KV variation is ±10% of typical values.
4. BSL determined from deviation from best straight line fit with VC ranging from 10 to 90% of VDD. Incremental slope
determined with VC ranging from 10 to 90% of VDD.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 550MM491M520DGR | VCXO, CLOCK, 491.52 MHz, LVPECL OUTPUT |
| 550NA1000M000DGR | VCXO, CLOCK, 1000 MHz, LVDS OUTPUT |
| 550FD148M500DGR | VCXO, CLOCK, 148.5 MHz, LVDS OUTPUT |
| 552AD000127DG | VCXO, CLOCK, LVPECL OUTPUT |
| 5G14D-80M-50.000 | VCXO, CLOCK, 50 MHz, CMOS/TTL OUTPUT |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 550ME491M520DG | 制造商:Silicon Laboratories Inc 功能描述:CONTROLLED OSCILLATOR 491.52MHZ VCXO LVPECL 6-PIN SMD - Trays |
| 550ME491M520DGR | 制造商:Silicon Laboratories Inc 功能描述:CONTROLLED OSCILLATOR 491.52MHZ VCXO LVPECL 6-PIN SMD - Tape and Reel |
| 550ME622M080DGR | 制造商:Silicon Laboratories Inc 功能描述:CNTRLD OSC 622.08MHZ VCXO LVPECL 6SMD - Tape and Reel |
| 550ME693M483DG | 制造商:Silicon Laboratories Inc 功能描述:VCXO, 693.483000MHZ, LVPECL, 3.3V - Trays |
| 550ME693M483DGR | 制造商:Silicon Laboratories Inc 功能描述:VCXO, 693.483000MHZ, LVPECL, 3.3V - Tape and Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。