- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄116756 > 550AA644M531BG (SILICON LABORATORIES) VCXO, CLOCK, 644.531 MHz, LVPECL OUTPUT PDF資料下載
參數(shù)資料
| 型號： | 550AA644M531BG |
| 廠商： | SILICON LABORATORIES |
| 元件分類： | VCXO, clock |
| 英文描述： | VCXO, CLOCK, 644.531 MHz, LVPECL OUTPUT |
| 封裝： | ROHS COMPLIANT, SMD, 6 PIN |
| 文件頁數(shù)： | 34/44頁 |
| 文件大小： | 556K |
| 代理商： | 550AA644M531BG |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁當(dāng)前第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁
Si550
4
Rev. 0.5
Table 5. CLK± Output Phase Jitter
Parameter
Symbol
Test Condition
Min
Typ
Max
Units
Phase Jitter (RMS)1,2,3
for FOUT > 500 MHz
φ
J
Kv = 45 ppm/V
12 kHz to 20 MHz (OC-48)
50 kHz to 80 MHz (OC-192)
—
0.35
0.38
—
ps
Kv = 90 ppm/V
12 kHz to 20 MHz (OC-48)
50 kHz to 80 MHz (OC-192)
—
0.43
0.41
—
Kv = 135 ppm/V
12 kHz to 20 MHz (OC-48)
50 kHz to 80 MHz (OC-192)
—
0.52
0.46
—
Kv = 180 ppm/V
12 kHz to 20 MHz (OC-48)
50 kHz to 80 MHz (OC-192)
—
0.64
0.52
—
Phase Jitter (RMS)1,2,3
for FOUT of 125 to 500 MHz
φ
J
Kv = 45 ppm/V
12 kHz to 20 MHz (OC-48)
50 kHz to 80 MHz (OC-192)
—
0.42
0.58
—
ps
Kv = 90 ppm/V
12 kHz to 20 MHz (OC-48)
50 kHz to 80 MHz (OC-192)
—
0.48
0.60
—
Kv = 135 ppm/V
12 kHz to 20 MHz (OC-48)
50 kHz to 80 MHz (OC-192)
—
0.57
0.64
—
Kv = 180 ppm/V
12 kHz to 20 MHz (OC-48)
50 kHz to 80 MHz (OC-192)
—
0.67
0.68
—
Notes:
1. Differential Modes: LVPECL/LVDS/CML. Refer to AN255, AN256, and AN266 for further information.
2. For best jitter and phase noise performance, always choose the smallest KV that meets the application’s minimum APR
requirements. See “AN266: VCXO Tuning Slope (KV), Stability, and Absolute Pull Range (APR)” for more information.
3. See “AN255: Replacing 622 MHz VCSO devices with the Si550 VCXO” for comparison highlighting power supply
rejection (PSR) advantage of Si55x versus SAW-based solutions.
Table 6. CLK± Output Period Jitter
Parameter
Symbol
Test Condition
Min
Typ
Max
Units
Period Jitter*
for FOUT < 160 MHz
JPER
RMS
—
2
—
ps
Peak-to-Peak
—
14
—
*Note: Any output mode, including CMOS, LVPECL, LVDS, CML. N = 1000 cycles. Refer to AN279 for further information.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 550MB311M040BG | VCXO, CLOCK, 311.04 MHz, LVPECL OUTPUT |
| 550AB000143BG | VCXO, CLOCK, 107.1564 MHz, LVPECL OUTPUT |
| 550AB74M2500BGR | VCXO, CLOCK, 74.25 MHz, LVPECL OUTPUT |
| 550AB74M2500BG | VCXO, CLOCK, 74.25 MHz, LVPECL OUTPUT |
| 550AC000127BGR | VCXO, CLOCK, 644.53125 MHz, LVPECL OUTPUT |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 550AA669M326DG | 制造商:Silicon Laboratories Inc 功能描述: |
| 550AA669M326DGR | 制造商:Silicon Laboratories Inc 功能描述:CNTRLD OSC 669.326MHZ VCXO LVPECL 6SMD - Tape and Reel |
| 550AA670M000DG | 制造商:Silicon Laboratories Inc 功能描述:OSCILLATOR - Trays |
| 550AA670M000DGR | 制造商:Silicon Laboratories Inc 功能描述:OSCILLATOR - Tape and Reel |
| 550AA74M1758DG | 制造商:Silicon Laboratories Inc 功能描述:CNTRLD OSC 74.1758MHZ VCXO LVPECL 6SMD - Trays |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。