- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄293937 > 54ACT112DMQB ACT SERIES, DUAL NEGATIVE EDGE TRIGGERED J-K FLIP-FLOP, COMPLEMENTARY OUTPUT, CDIP16 PDF資料下載
參數(shù)資料
| 型號(hào)： | 54ACT112DMQB |
| 元件分類(lèi)： | 鎖存器 |
| 英文描述： | ACT SERIES, DUAL NEGATIVE EDGE TRIGGERED J-K FLIP-FLOP, COMPLEMENTARY OUTPUT, CDIP16 |
| 封裝： | CERDIP-16 |
| 文件頁(yè)數(shù)： | 4/8頁(yè) |
| 文件大?。?/td> | 348K |
| 代理商： | 54ACT112DMQB |
Absolute Maximum Ratings (Note 1)
If Military/Aerospace specified devices are required,
please contact the National Semiconductor Sales Office/
Distributors for availability and specifications.
Supply Voltage (V
CC)
0.5V to +7.0V
DC Input Diode Current (I
IK)
V
I = 0.5V
20 mA
V
I = VCC + 0.5V
+20 mA
DC Input Voltage (V
I)
0.5V to V
CC + 0.5V
DC Output Diode Current (I
OK)
V
O = 0.5V
20 mA
V
O = VCC + O.5
+20 mA
DC Output Voltage (V
O)
0.5V to V
CC +0.5V
DC Output Source
or Sink Current (I
O)
±50 mA
DC V
CC or Ground Current
per Output Pin (I
CC or IGND)
±50 mA
Storage Temperature (T
STG)
65°C to +150°C
Junction Temperature (T
J)
CDIP
175°C
Recommended Operating
Conditions
Supply Voltage (V
CC)
4.5V to 5.5V
Input Voltage (V
I)
0V to V
CC
Output Voltage (V
O)
0V to V
CC
Operating Temperature (T
A)
55°C to +125°C
Minimum Input Edge Rate (
ΔV/Δt)
125 mV/ns
V
IN from 0.8V to 2.0V
V
CC @ 4.5V, 5.5V
Note 1:
Absolute maximum ratings are those values beyond which damage
to the device may occur. The databook specifications should be met, without
exception, to ensure that the system design is reliable over its power supply,
temperature, and output/input loading variables. Fairchild does not
recommend operation of FACT circuits outside databook specifications.
DC Characteristics for 'ACT Family Devices
Symbol
Parameter
V
CC
T
A = 55°C to +125°C
Units
Conditions
(V)
Guaranteed Limits
V
IH
Minimum High Level
4.5
2.0
V
OUT = 0.1V
Input Voltage
5.5
2.0
or V
CC 0.1V
V
IL
Maximum Low Level
4.5
0.8
V
OUT = 0.1V
Input Voltage
5.5
0.8
or V
CC 0.1V
V
OH
Minimum High Level
4.5
4.4
V
I
OUT = 50 μA
Output Voltage
5.5
5.4
V
IN = VIL or VIH
4.5
3.70
V
I
OH = 24 mA
5.5
4.70
I
OH = 24 mA
(Note 2)
V
OL
Maximum Low Level
4.5
0.1
V
I
OUT = 50 μA
Output Voltage
5.5
0.1
V
IN = VIL or VIH
4.5
0.5
V
I
OL = 24 MA
5.5
0.5
I
OL = 24 mA
(Note 2)
I
IN
Maximum Input Leakage Current
5.5
± 1.0
μA
V
I = VCC, GND
I
CCT
Maximum I
CC/Input
5.5
1.6
mA
V
I = VCC 2.1V
I
OLD
Minimum Dynamic
5.5
50
mA
V
OLD = 1.65V Max
I
OHD
Output Current
(Note 3)
5.5
50
mA
V
OHD = 3.85V Min
I
CC
Maximum Quiescent Supply
Current
5.5
80.0
μA
V
IN = VCC or GND
Note 2:
All outputs loaded; thresholds on input associated with output under test.
Note 3:
Maximum test duration 2.0 ms, one output loaded at a time.
www.national.com
4
100976 Version 2 Revision 2
Print Date/Time: 2009/07/20 16:20:36
54ACT112
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 54F407DMQB | SPECIALTY MICROPROCESSOR CIRCUIT, CDIP24 |
| 54F64PMX | F/FAST SERIES, 11-INPUT AND-OR-INVERT GATE, PDIP14 |
| 55018-0600 | 60 CONTACT(S), MALE, STRAIGHT BOARD STACKING CONNECTOR, SURFACE MOUNT, PLUG |
| 55018-0800 | 80 CONTACT(S), MALE, STRAIGHT BOARD STACKING CONNECTOR, SURFACE MOUNT, PLUG |
| 55018-1000 | 100 CONTACT(S), MALE, STRAIGHT BOARD STACKING CONNECTOR, SURFACE MOUNT, PLUG |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 54ACT112DMQB | 制造商:National Semiconductor Corporation 功能描述:Flip Flop JK-Type Neg-Edge 2-Element 16-Pin CDIP Rail 制造商:National Semiconductor 功能描述:Flip Flop JK-Type Neg-Edge 2-Element 16-Pin CDIP Rail |
| 54ACT112FMQB | 制造商:未知廠(chǎng)家 制造商全稱(chēng):未知廠(chǎng)家 功能描述:J-K-Type Flip-Flop |
| 54ACT112LMQB | 制造商:未知廠(chǎng)家 制造商全稱(chēng):未知廠(chǎng)家 功能描述:J-K-Type Flip-Flop |
| 54ACT112LMQB | 制造商:National Semiconductor Corporation 功能描述:Flip Flop JK-Type Neg-Edge 2-Element 20-Pin CLLCC Rail 制造商:National Semiconductor 功能描述:Flip Flop JK-Type Neg-Edge 2-Element 20-Pin CLLCC Rail |
| 54ACT11353 | 制造商:TI 制造商全稱(chēng):Texas Instruments 功能描述:DUAL 1-OF-4 DATA SELECTORS/MULTIPLEXERS WITH 3-STATE OUTPUTS |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。