- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄33795 > 4571 (Renesas Technology Corp.) SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER PDF資料下載
參數(shù)資料
| 型號(hào)： | 4571 |
| 廠商： | Renesas Technology Corp. |
| 英文描述： | SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER |
| 中文描述： | 單芯片4位微機(jī)的CMOS |
| 文件頁(yè)數(shù)： | 42/126頁(yè) |
| 文件大小： | 1627K |
| 代理商： | 4571 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)當(dāng)前第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)
Rev.1.02
May 25, 2007
Page 22 of 124
REJ03B0179-0102
4571 Group
(1) External 0 interrupt request flag (EXF0)
External 0 interrupt request flag (EXF0) is set to “1” when a
valid waveform is input to P20/INT0 pin.
The valid waveforms causing the interrupt must be retained at
their level for 4 clock cycles or more of the system clock (Refer
to Figure 22).
The state of EXF0 flag can be examined with the skip instruction
(SNZ0). Use the interrupt control register V1 to select the
interrupt or the skip instruction. The EXF0 flag is cleared to “0”
when an interrupt occurs or when the next instruction is skipped
with the skip instruction.
External 0 interrupt activated condition
External 0 interrupt activated condition is satisfied when a
valid waveform is input to P20/INT0 pin.
The valid waveform can be selected from rising waveform,
falling waveform or both rising and falling waveforms. An
example of how to use the external 0 interrupt is as follows.
(1) Set the bit 3 of register I1 to “1” for the INT0 pin to be in the
input enabled state.
(2) Select the valid waveform with the bits 1 and 2 of register
I1.
(3) Clear the EXF0 flag to “0” with the SNZ0 instruction.
(4) Set the NOP instruction for the case when a skip is
performed with the SNZ0 instruction.
(5) Set both the external 0 interrupt enable bit (V10) and the
INTE flag to “1.”
The external 0 interrupt is now enabled. Now when a valid
waveform is input to the P20/INT0 pin, the EXF0 flag is set to
“1” and the external 0 interrupt occurs.
(2) External 1 interrupt request flag (EXF1)
External 1 interrupt request flag (EXF1) is set to “1” when a
valid waveform is input to P21/INT1 pin.
The valid waveforms causing the interrupt must be retained at
their level for 4 clock cycles or more of the system clock (Refer
to Figure 22).
The state of EXF1 flag can be examined with the skip instruction
(SNZ1). Use the interrupt control register V1 to select the
interrupt or the skip instruction. The EXF1 flag is cleared to “0”
when an interrupt occurs or when the next instruction is skipped
with the skip instruction.
External 1 interrupt activated condition
External 1 interrupt activated condition is satisfied when a
valid waveform is input to P21/INT1 pin.
The valid waveform can be selected from rising waveform,
falling waveform or both rising and falling waveforms. An
example of how to use the external 1 interrupt is as follows.
(1) Set the bit 3 of register I2 to “1” for the INT1 pin to be in the
input enabled state.
(2) Select the valid waveform with the bits 1 and 2 of register
I2.
(3) Clear the EXF1 flag to “0” with the SNZ1 instruction.
(4) Set the NOP instruction for the case when a skip is
performed with the SNZ1 instruction.
(5) Set both the external 1 interrupt enable bit (V11) and the
INTE flag to “1.”
The external 1 interrupt is now enabled. Now when a valid
waveform is input to the P21/INT1 pin, the EXF1 flag is set to
“1” and the external 1 interrupt occurs.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 45722.123.242 | 1 mm2, COPPER ALLOY, WIRE TERMINAL |
| 45733.201.004 | 2.5 mm2, COPPER ALLOY, WIRE TERMINAL |
| 45733.417.031 | 2.5 mm2, WIRE TERMINAL |
| 45744.123.211 | 6 mm2, COPPER ALLOY, WIRE TERMINAL |
| 45744.201.004 | 6 mm2, COPPER ALLOY, WIRE TERMINAL |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 4571_08 | 制造商:RENESAS 制造商全稱(chēng):Renesas Technology Corp 功能描述:Standard Characteristics |
| 45-710 | 制造商:GC Electronics 功能描述:EXTENSION CABLE, PARALLEL, 6FT, PUTTY; Cable Length - Imperial:6ft; Cable Length - Metric:1.83m; Connector Type A:Centronics 36 Position Plug; Connector Type B:Centronics 36 Position Receptacle; Jacket Color:Putty; Cable Color:Putty 制造商:Calrad Electronics 功能描述:Cable Assembly Parallel 6m 28AWG 36 POS SCSI to 36 POS SCSI M-F |
| 4-571011-3 | 功能描述:ANVIL 制造商:te connectivity amp connectors 系列:* 零件狀態(tài):有效 標(biāo)準(zhǔn)包裝:1 |
| 457102-1 | 制造商:TE Connectivity 功能描述:BLOCK, PLATE MTG - Bulk |
| 45710224PTC2103 | 制造商:Omron Corporation 功能描述: |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。