參數(shù)資料
型號: 3D7444-1.5
廠商: DATA DELAY DEVICES INC
元件分類: 通用總線功能
英文描述: MONOLITHIC QUAD 4-BIT PROGRAMMABLE DELAY LINE (SERIES 3D7444)
中文描述: SILICON DELAY LINE, TRUE OUTPUT, PDIP14
封裝: DIP-14
文件頁數(shù): 1/6頁
文件大?。?/td> 157K
代理商: 3D7444-1.5
3D7444
MONOLITHIC QUAD 4-BIT
PROGRAMMABLE DELAY LINE
(SERIES 3D7444)
FEATURES
Four indep’t programmable lines on a single chip
All-silicon CMOS technology
Low quiescent current (1mA typical)
Leading- and trailing-edge accuracy
Vapor phase, IR and wave solderable
Auto-insertable (DIP pkg.)
Increment range:
1.5ns through 25ns
Delay tolerance:
1ns or 2% (See Table 1)
Temperature stability:
±
2% typical (0C-70C)
Vdd stability:
±
1% typical
Minimum input pulse width:
10% of total delay
FUNCTIONAL DESCRIPTION
The 3D7444 device is a small, versatile, quad 4-bit programmable
monolithic delay line. Delay values, programmed via the serial interface,
can be independently varied over 15 equal steps. The step size (in ns) is
determined by the device dash number. Each input is reproduced at the
corresponding output without inversion, shifted in time as per user
selection. For each line, the delay time is given by:
TD
n
= T0 + A
n
* TI
where T0 is the inherent delay, A
n
is the delay address of the n-th line and
TI is the delay increment (dash number). The desired addresses are shifted into the device via the SC and
SI inputs, and the addresses are latched using the AL input. The serial interface can also be used to
enable/disable each delay line. The 3D7444 operates at 5 volts and has a typical T0 of 6ns. The 3D7444 is
CMOS-compatible, capable of sourcing or sinking 4mA loads, and features both rising- and falling-edge
accuracy. The device is offered in a standard 14-pin auto-insertable DIP and a space saving surface mount
14-pin SOIC.
PACKAGES
14
13
12
11
10
9
8
1
2
3
4
5
6
7
I1
SC
I2
I3
I4
SI
GND
VDD
AL
O1
SO
O2
O3
O4
DIP-14
3D7444-xx
1
2
3
4
5
6
7
14
13
12
11
10
9
8
I1
SC
I2
I3
I4
SI
GND
VDD
AL
O1
SO
O2
O3
O4
SOIC-14
3D7444D-xx
PIN DESCRIPTIONS
I1-I4
Signal Inputs
O1-O4 Signal Outputs
AL
Address Latch In
SC
Serial Clock In
SI
Serial Data In
SO
Serial Data Out
VDD
5.0V
GND
Ground
TABLE 1: PART NUMBER SPECIFICATIONS
DELAYS AND TOLERANCES (ns)
Delay
Total
Inherent
Increment
Delay
Delay
1.5
±
1.00
22.5
±
1.0
6
±
2.0
2.0
±
1.50
30.0
±
1.0
6
±
2.0
4.0
±
2.00
60.0
±
1.2
6
±
2.0
5.0
±
2.25
75.0
±
1.5
6
±
2.0
8.0
±
3.00
120
±
2.4
6
±
2.0
10
±
3.00
150
±
3.0
6
±
2.0
15
±
4.00
225
±
4.5
6
±
2.0
20
±
6.00
300
±
6.0
6
±
2.0
25
±
7.00
375
±
7.5
6
±
2.0
INPUT RESTRICTIONS
Max Freq. (MHz)
Recommended
Absolute
20.0
166
13.8
166
7.57
83.3
6.17
66.6
3.96
41.6
3.20
33.3
2.16
22.2
1.63
16.6
1.31
13.3
Min P.W. (ns)
PART
NUMBER
Recommended
25.0
36.0
66.0
81.0
126.0
156.0
231.0
306.0
381.0
Absolute
3.0
3.0
6.0
7.5
12.0
15.0
22.5
30.0
37.5
3D7444-1.5
3D7444-2
3D7444-4
3D7444-5
3D7444-8
3D7444-10
3D7444-15
3D7444-20
3D7444-25
NOTES: Any increment between 1.5 and 25 ns not shown is also available as standard
Total delay is given by delay at address 15 minus delay at address 0
2003 Data Delay Devices
For mechanical dimensions, click
here
.
For package marking details, click
here
.
Doc #03006
12/8/03
DATA DELAY DEVICES, INC.
3 Mt. Prospect Ave. Clifton, NJ 07013
1
相關(guān)PDF資料
PDF描述
3D7501Z MONOLITHIC MANCHESTER ENCODER
3D7501 MONOLITHIC MANCHESTER ENCODER
3D7501D MONOLITHIC MANCHESTER ENCODER
3D7501G MONOLITHIC MANCHESTER ENCODER
3D7501H MONOLITHIC MANCHESTER ENCODER
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
3D7444-2 制造商:DATADELAY 制造商全稱:Data Delay Devices, Inc. 功能描述:MONOLITHIC QUAD 4-BIT PROGRAMMABLE DELAY LINE (SERIES 3D7444)
3D7444-20 制造商:DATADELAY 制造商全稱:Data Delay Devices, Inc. 功能描述:MONOLITHIC QUAD 4-BIT PROGRAMMABLE DELAY LINE (SERIES 3D7444)
3D7444-25 制造商:DATADELAY 制造商全稱:Data Delay Devices, Inc. 功能描述:MONOLITHIC QUAD 4-BIT PROGRAMMABLE DELAY LINE (SERIES 3D7444)
3D7444-4 制造商:DATADELAY 制造商全稱:Data Delay Devices, Inc. 功能描述:MONOLITHIC QUAD 4-BIT PROGRAMMABLE DELAY LINE (SERIES 3D7444)
3D7444-5 制造商:DATADELAY 制造商全稱:Data Delay Devices, Inc. 功能描述:MONOLITHIC QUAD 4-BIT PROGRAMMABLE DELAY LINE (SERIES 3D7444)