- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄368958 > 28F320S3 WORD-WIDE FlashFile MEMORY FAMILY PDF資料下載
參數(shù)資料
| 型號： | 28F320S3 |
| 英文描述： | WORD-WIDE FlashFile MEMORY FAMILY |
| 中文描述： | 字寬FlashFile存儲器家族 |
| 文件頁數(shù)： | 39/52頁 |
| 文件大?。?/td> | 1262K |
| 代理商： | 28F320S3 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁當前第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁
E
28F160S3, 28F320S3
39
ADVANCE INFORMATION
5.0
DESIGN CONSIDERATIONS
5.1
Three-Line Output Control
Intel provides three control inputs to accommodate
multiple memory connections: CE
X
# (CE
0
#, CE
1
#),
OE#, and RP#. Three-line control provides for:
a.
Lowest possible memory power dissipation;
b.
Data bus contention avoidance.
To use these control inputs efficiently, an address
decoder should enable CEx# while OE# should be
connected to all memory devices and the system’s
READ# control line. This assures that only selected
memory devices have active outputs, while de-
selected memory devices are in standby mode.
RP# should be connected to
POWERGOOD signal to prevent unintended writes
during system power transitions. POWERGOOD
should also toggle during system reset.
the
system
5.2
STS and WSM Polling
STS is an open drain output that should be
connected to V
by a pull-up resistor to provide a
hardware form of detecting block erase, program,
and lock-bit configuration completion. In default
mode, it transitions low during execution of these
commands and returns to V
when the WSM has
finished executing the internal algorithm. For
alternate STS pin configurations, see Section 4.10.
STS can be connected to an interrupt input of the
system CPU or controller. It is active at all times.
STS, in default mode, is also V
when the device
is in block erase suspend (with programming
inactive) or in reset/power-down mode.
5.3
Power Supply Decoupling
Flash memory power switching characteristics
require careful device decoupling. Standby current
levels, active current levels and transient peaks
produced by falling and rising edges of CE
X
# and
OE# are areas of interest. Two-line control and
proper decoupling capacitor selection will suppress
transient voltage peaks. Each device should have a
0.1 μF ceramic capacitor connected between its
V
CC
and GND and V
PP
and GND. These high-
frequency, low-inductance capacitors should be
placed as close as possible to package leads.
Additionally, for every eight devices, a 4.7 μF
electrolytic capacitor should be placed at the array’s
power supply connection between V
and GND.
The bulk capacitor will overcome voltage slumps
caused by PC board trace inductance.
5.4
V
PP
Trace on Printed Circuit
Boards
Updating target-system resident flash memories
requires that the printed circuit board designer pay
attention to V
power supply traces. The V
pin
supplies the memory cell current for programming
and block erasing. Use similar trace widths and
layout considerations given to the V
power bus.
Adequate V
PP
supply traces and decoupling will
decrease V
PP
voltage spikes and overshoots.
5.5
V
CC
, V
PP
, RP# Transitions
Block erase, program, and lock-bit configuration are
not guaranteed if RP#
≠
V
IH,
or if V
or V
CC
fall
outside of a valid voltage range (V
CC1/2
and
V
PPH1/2
). If V
error is detected, Status Register bit
SR.3 and SR.4 or SR.5 are set to “1.” If RP#
transitions to V
during block erase, program, or
lock-bit configuration, STS in level RY/BY# mode
will remain low until the reset operation is complete.
Then, the operation will abort and the device will
enter deep power-down. Because the aborted
operation may leave data partially altered, the
command sequence must be repeated after normal
operation is restored.
5.6
Power-Up/Down Protection
The device offers protection against accidental
block erase, programming, or lock-bit configuration
during power transitions.
A system designer must guard against spurious
writes for V
voltages above V
when V
is
active. Since both WE# and CE
X
# must be low for a
command write, driving either input signal to V
will
inhibit writes. The CUI’s two-step command
sequence architecture provides an added level of
protection against data alteration.
In-system block lock and unlock renders additional
protection during power-up by prohibiting block
erase and program operations. RP# = V
IL
disables
the device regardless of its control inputs states.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 28F320S5 | WORD-WIDE FlashFile MEMORY FAMILY |
| 28F640J5 | Dual-Slot, PCMCIA Analog Power Controller |
| 28LV010RT2DB20 | 3.3V 1 Megabit (128K x 8-Bit) EEPROM |
| 28LV010 | 3.3V 1 Megabit (128K x 8-Bit) EEPROM |
| 28LV010RPDB20 | 3.3V 1 Megabit (128K x 8-Bit) EEPROM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 28F320S5 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:WORD-WIDE FlashFile MEMORY FAMILY |
| 28F320W30 | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:1.8 Volt Intel Wireless Flash Memory with 3 Volt I/O and SRAM (W30) |
| 28F400B3 | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:SMART 3 ADVANCED BOOT BLOCK WORD-WIDE |
| 28F400B5 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:SMART 5 BOOT BLOCK. FLASH MEMORY FAMILY 2. 4. 8 MBIT |
| 28F400B5WG8BET | 制造商: 功能描述: 制造商:Micron Technology Inc 功能描述: 制造商:undefined 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。