- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄368946 > 27C2048 Evaluation Kit for the MAX3869 PDF資料下載
參數(shù)資料
| 型號(hào)： | 27C2048 |
| 英文描述： | Evaluation Kit for the MAX3869 |
| 中文描述： | 2兆位（128K的x 16位）的CMOS存儲(chǔ)器（173.55十一） |
| 文件頁(yè)數(shù)： | 1/12頁(yè) |
| 文件大小： | 173K |
| 代理商： | 27C2048 |
FINAL
Publication#
11407
Issue Date:
May 1998
Rev:
G
Amendment/
0
Am27C2048
2 Megabit (128 K x 16-Bit) CMOS EPROM
DISTINCTIVE CHARACTERISTICS
I
Fast access time
— Speed options as fast as 55 ns
I
Low power consumption
— 100 μA maximum CMOS standby current
I
JEDEC-approved pinout
— Plug-in upgrade of 1 Mbit EPROM
— 40-pin DIP/PDIP
— 44-pin PLCC
I
Single +5 V power supply
I
±
10% power supply tolerance standard
I
100% Flashrite programming
— Typical programming time of 16 seconds
I
Latch-up protected to 100 mA from –1 V to
V
CC
+ 1 V
I
Versatile features for simple interfacing
— Both CMOS and TTL input/output compatibility
— Two line control functions
I
High noise immunity
GENERAL DESCRIPTION
The Am27C2048 is a 2 Mbit, ultraviolet erasable pro-
grammable read-only memory. It is organized as 128 K
words, operates from a single +5 V supply, has a static
standby mode, and features fast single address loca-
tion programming. The Am27C2048 is ideal for use in
16-bit microprocessor systems. The device is available
in windowed ceramic DIP packages, and plastic one
time programmable (OTP) PDIP and PLCC packages.
Data can be typically accessed in less than 55 ns, al-
lowing high-performance microprocessors to operate
without any WAIT states. The device offers separate
Output Enable (OE#) and Chip Enable (CE#) controls,
thus eliminating bus contention in a multiple bus micro-
processor system.
AMD’s CMOS process technology provides high
speed, low power, and high noise immunity. Typical
power consumption is only 125 mW in active mode,
and 100 μW in standby mode.
All signals are TTL levels, including programming sig-
nals. Bit locations may be programmed singly, in
blocks, or at random. The device supports AMD’s
Flashrite programming algorithm (100 μs pulses), re-
sulting in a typical programming time of 16 seconds.
BLOCK DIAGRAM
11407G-1
A0–A16
Address
Inputs
PGM#
CE#
OE#
V
CC
V
SS
V
PP
Data Outputs
DQ0–DQ15
Output
Buffers
Y
Gating
2,097,152
Bit Cell
Matrix
X
Decoder
Y
Decoder
Output Enable
Chip Enable
and
Prog Logic
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 27C210-12A | Evaluation Kit for the MAX3872, MAX3874 |
| 27C210-12FA | Evaluation Kit for the MAX3873A |
| 27C210-12N | Low-Power, Compact 2.5Gbps/2.7Gbps Clock-Recovery and Data-Retiming IC |
| 27C256RPDC-17 | Ultra-Low Offset Voltage Operational Amplifier |
| 27C256A12FA | Evaluation Kit for the MAX3980, MAX3981 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 27C210 | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:1M (64K x 16) CHMOS EPROM |
| 27C2100-12 | 制造商:MCNIX 制造商全稱:Macronix International 功能描述:2M-BIT [256Kx8/128x16] CMOS EPROM |
| 27C2100-15 | 制造商:MCNIX 制造商全稱:Macronix International 功能描述:2M-BIT [256Kx8/128x16] CMOS EPROM |
| 27C2100-70 | 制造商:MCNIX 制造商全稱:Macronix International 功能描述:2M-BIT [256Kx8/128x16] CMOS EPROM |
| 27C2100-90 | 制造商:MCNIX 制造商全稱:Macronix International 功能描述:2M-BIT [256Kx8/128x16] CMOS EPROM |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。