- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄384067 > μPD789187 (NEC Corp.) 8 Bit Single Chip Microcontrollers(8 位單片微控制器) PDF資料下載
參數(shù)資料
| 型號(hào)： | μPD789187 |
| 廠商： | NEC Corp. |
| 英文描述： | 8 Bit Single Chip Microcontrollers(8 位單片微控制器) |
| 中文描述： | 8位單片機(jī)微控制器（8位單片微控制器） |
| 文件頁(yè)數(shù)： | 80/146頁(yè) |
| 文件大小： | 630K |
| 代理商： | ΜPD789187 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)當(dāng)前第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)
Preliminary Product Information
80
μ
PD789186, 789187, 789196, 789197
Figure 6-38. SMB Control Register 0 Format (2/4)
WTIM0
0
1
The setting of this bit becomes invalid during address transmission, and becomes effective at the end of
transmission. During operation as master, a wait is inserted at the falling edge of the 9th clock during address
transmission. A slave that receives a local address enters the wait status at the falling edge of the 9th clock
after generation of an acknowledge. A slave that receives an extension code enters the wait status at the
falling edge of the 8th clock.
Clear conditions (WTIM0 = 0)
Note
Cleared with instruction
Cleared by RESET input
Set conditions (WTIM0 = 1)
Set with instruction
Wait and interrupt request generation control
Generates interrupt request at falling edge of 8th clock.
In case of master:
Waits with clock output at low level after 8 clocks have been output.
In case of slave:
Waits master with clock set to low level after 8 clocks have been input.
Generates interrupt request at falling edge of 9th clock.
In case of master:
Waits with clock at low level after 9 clocks have been output.
In case of slave:
Waits master with clock set at low level after 9 clocks have been input.
ACKE0
0
1
Clear conditions (ACKE0 = 0)
Note
Cleared with instruction
Cleared by RESET input
Set conditions (ACKE0 = 1)
Set with instruction
Acknowledge control
Acknowledge disabled.
Acknowledge enabled. SDA0 line set to low level during 9 clocks. However, invalid during address
transmission, and valid when EXC0 = 1.
Note
This flag's signals are made invalid by setting SMBE0 = 0.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| μPD789197 | 8 Bit Single Chip Microcontrollers(8 位單片微控制器) |
| μPD789186 | 8 Bit Single Chip Microcontrollers(8 位單片微控制器) |
| μPD789198 | 8 Bit Single Chip Microcontrollers(8 位單片微控制器) |
| μPD789216Y | 8 Bit Single Chip Microcontrollers(8 位單片微控制器) |
| μPD789217Y | 8 Bit Single Chip Microcontrollers(8 位單片微控制器) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| PD78F0134 | 制造商:NEC 制造商全稱:NEC 功能描述:8-Bit Single-Chip Microcontrollers |
| PD78F0134(A) | 制造商:NEC 制造商全稱:NEC 功能描述:8-Bit Single-Chip Microcontrollers |
| PD78F0134(A1) | 制造商:NEC 制造商全稱:NEC 功能描述:8-Bit Single-Chip Microcontrollers |
| PD78F0134A | 制造商:NEC 制造商全稱:NEC 功能描述:8-Bit Single-Chip Microcontrollers |
| PD78F0134A1 | 制造商:NEC 制造商全稱:NEC 功能描述:8-Bit Single-Chip Microcontrollers |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。