- 您現(xiàn)在的位置：買賣IC網 > PDF目錄384065 > μPD4516421A (NEC Corp.) 16M-bit Synchronous DRAM(16M 同步動態(tài)RAM) PDF資料下載
參數(shù)資料
| 型號： | μPD4516421A |
| 廠商： | NEC Corp. |
| 英文描述： | 16M-bit Synchronous DRAM(16M 同步動態(tài)RAM) |
| 中文描述： | 1,600位同步DRAM（1,600同步動態(tài)RAM）的 |
| 文件頁數(shù)： | 22/86頁 |
| 文件大?。?/td> | 904K |
| 代理商： | ΜPD4516421A |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁當前第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁
μ
PD4516421A, 4516821A, 4516161A for Rev. P
22
6. Programming the Mode Register
The mode register is programmed by the Mode register set command using address bits A11 through A0 as data
inputs. The register retains data until it is reprogrammed or the device loses power.
The mode register has four fields;
Options
CAS latency: A6 through A4
Wrap type
: A3
Burst length : A2 through A0
: A11 through A7
Following mode register programming, no command can be issued before at least 2CLK have elapsed.
CAS Latency
CAS latency is the most critical of the parameters being set. It tells the device how many clocks must elapse before
the data will be available.
The value is determined by the frequency of the clock and the speed grade of the device. The table on page 43
shows the relationship of CAS latency to the clock period and the speed grade of the device.
Burst Length
Burst Length is the number of words that will be output or input in a read or write cycle. After a read burst is
completed, the output bus will become Hi-Z.
The burst length is programmable as 1, 2, 4, 8 or full page.
Wrap Type (Burst Sequence)
The wrap type specifies the order in which the burst data will be addressed. This order is programmable as either
“Sequential” or “Interleave”. The method chosen will depend on the type of CPU in the system.
Some microprocessor cache system are optimized for sequential addressing and others for interleaved addressing.
The table on the page 24 shows the addressing sequence for each burst length using them. Both sequences support
bursts of 1, 2, 4 and 8. Additionally, sequential sequence supports the full page length.
相關PDF資料 |
PDF描述 |
|---|---|
| μPD4516821A | 16M-bit Synchronous DRAM(16M 同步動態(tài)RAM) |
| μPD45256163 | 256M-Bit Synchronous DRAM(256M 同步 動態(tài)RAM) |
| μPD45256441 | 256M-Bit Synchronous DRAM(256M 同步 動態(tài)RAM) |
| μPD45256841 | 256M-Bit Synchronous DRAM(256M 同步 動態(tài)RAM) |
| μPD4564163 | 64M-bit Synchronous DRAM(64M同步動態(tài)RAM) |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| PD45180-4M | 制造商:MICRONETICS 制造商全稱:MICRONETICS 功能描述:FOUR -WAYMULTI - OCTAVEISOLATED POWERDIVIDERS / COMBINERS |
| PD4558C | 制造商:Panasonic Industrial Company 功能描述:IC |
| PD-45A | 功能描述:線性和開關式電源 40W 5V/3.2A 12V/2A RoHS:否 制造商:TDK-Lambda 產品:Switching Supplies 開放式框架/封閉式:Enclosed 輸出功率額定值:800 W 輸入電壓:85 VAC to 265 VAC 輸出端數(shù)量:1 輸出電壓（通道 1）:20 V 輸出電流（通道 1）:40 A 商用/醫(yī)用: 輸出電壓（通道 2）: 輸出電流（通道 2）: 安裝風格:Rack 長度: 寬度: 高度: |
| PD-45B | 功能描述:線性和開關式電源 44.8W 5V/3.2A 24V/1.2A RoHS:否 制造商:TDK-Lambda 產品:Switching Supplies 開放式框架/封閉式:Enclosed 輸出功率額定值:800 W 輸入電壓:85 VAC to 265 VAC 輸出端數(shù)量:1 輸出電壓（通道 1）:20 V 輸出電流（通道 1）:40 A 商用/醫(yī)用: 輸出電壓（通道 2）: 輸出電流（通道 2）: 安裝風格:Rack 長度: 寬度: 高度: |
| PD45VN6C100 | 制造商:Banner Engineering 功能描述:SENSOR, PHOTOELECTRIC, PICODOT, CONVERGENT LASER, FOCAL POINT, 1 |
發(fā)布緊急采購，3分鐘左右您將得到回復。