- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄374967 > XC17V01VQ44I (Xilinx, Inc.) GIGATRUE 550 CAT PATCH CBL SNAGLSS 50FT BK 25 PK PDF資料下載
參數(shù)資料
| 型號： | XC17V01VQ44I |
| 廠商： | Xilinx, Inc. |
| 英文描述： | GIGATRUE 550 CAT PATCH CBL SNAGLSS 50FT BK 25 PK |
| 中文描述： | XC17V00系列配置PROM |
| 文件頁數(shù)： | 4/12頁 |
| 文件大?。?/td> | 114K |
| 代理商： | XC17V01VQ44I |
DS073 (v1.0) July 26, 2000
Advance Product Specification
R
PROM Pinouts for XC17V04, XC17V02, and
XC17V01
Capacity
Controlling PROMs
Connecting the FPGA device with the PROM.
The DATA output(s) of the of the PROM(s) drives the
D
IN
input of the lead FPGA device.
The Master FPGA CCLK output drives the CLK input(s)
of the PROM(s).
The CEO output of a PROM drives the CE input of the
next PROM in a daisy chain (if any).
The RESET/OE input of all PROMs is best driven by
the INIT output of the lead FPGA device. This
connection assures that the PROM address counter is
reset before the start of any (re)configuration, even
when a reconfiguration is initiated by a V
CC
glitch.
Other methods
—
such as driving RESET/OE from LDC
or
system
reset
—
assume
power-on-reset is always in step with the FPGA
’
s
internal power-on-reset. This may not be a safe
assumption.
The PROM CE input can be driven from either the LDC
or DONE pins. Using LDC avoids potential contention
on the D
IN
pin.
The CE input of the lead (or only) PROM is driven by
the DONE output of the lead FPGA device, provided
that DONE is not permanently grounded. Otherwise,
LDC can be used to drive CE, but must then be
unconditionally High during user operation. CE can
also be permanently tied Low, but this keeps the DATA
output active and causes an unnecessary supply
current of 10 mA maximum.
SelectMAP mode is similar to Slave Serial mode. The
DATA is clocked out of the PROM one byte per CCLK
instead of one bit per CCLK cycle. See FPGA data
sheets for special configuration requirements.
the
PROM
internal
Pin Name
8-pin
VOIC
20-pin
SOIC
20-pin
PLCC
44-pin
VQFP
44-pin
PLCC
DATA
1
1
2
40
2
CLK
2
3
4
43
5
RESET/OE
(OE/RESET)
3
8
6
13
19
CE
4
10
8
15
21
GND
5
11
10
18, 41
24, 3
CEO
6
13
14
21
27
V
PP
7
18
17
35
41
V
CC
8
20
20
38
44
Devices
Configuration Bits
XC17V04
4,194,304
XC17V02
2
,701
,
312
XC17V01
1,679,360
Xilinx FPGAs and Compatible PROMs
Device
Configuration
Bits
PROM
XCV50
559,200
XC17V01
XCV100
781,216
XC17V01
XCV150
1,040,096
XC17V01
XCV200
1,335,840
XC17V01
XCV300
1,751,808
XC17V02
XCV400
2,546,048
XC17V0
2
XCV600
3,607,968
XC17V04
XCV800
4,715,616
XC17V08
XCV1000
6,127,744
XC17V08
XCV50E
630,048
XC17V01
XCV100E
863,840
XC17V01
XCV200E
1,442,106
XC17V01
XCV300E
1,875,648
XC17V02
XCV400E
2,693,440
XC17V0
2
XCV405E
3,340,400
XC17V04
XCV600E
3,961,632
XC17V04
XCV812E
6,519,648
XC17V08
XCV1000E
6,587,520
XC17V08
XCV1600E
8,308,992
XC17V08
XCV2000E
10,159,648
XC17V16
XCV2600E
12,922,336
XC17V16
XCV3200E
16,283,712
XC17V16
Notes:
1.
The suggested PROM is determined by compatibility with the
higher configuration frequency of the Xilinx FPGA CCLK.
Xilinx FPGAs and Compatible PROMs
Device
Configuration
Bits
PROM
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| XC17V02PC20C | GIGATRUE 550 CAT6 PATCH 100 FT, SNAGLESS, BLACK |
| XC17V02PC20I | GIGATRUE 550 CAT PATCH CBL SNAGLSS 100F BK 25 PK |
| XC17V02PC44C | GIGATRUE 550 CAT6 BLACK STRANDED BULK 500FT |
| XC17V02PC44I | GIGATRUE 550 CAT6 BLACK STRANDED BULK 1000FT |
| XC17V02SO20C | GIGATRUE 550 CAT6 PATCH 1 FT, SNAGLESS, PURPLE |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| XC17V02PC20C | 功能描述:IC PROM SER 2MBIT 3.3V 20-PLCC RoHS:否 類別:集成電路 (IC) >> 存儲器 - 用于 FPGA 的配置 Proms 系列:- 產(chǎn)品變化通告:Product Discontinuation 28/Jul/2010 標(biāo)準(zhǔn)包裝:98 系列:- 可編程類型:OTP 存儲容量:300kb 電源電壓:3 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 封裝/外殼:8-SOIC（0.154"，3.90mm 寬） 供應(yīng)商設(shè)備封裝:8-TSOP 包裝:管件 |
| XC17V02PC20I | 功能描述:IC PROM SER 2MBIT 3.3V 20-PLCC RoHS:否 類別:集成電路 (IC) >> 存儲器 - 用于 FPGA 的配置 Proms 系列:- 產(chǎn)品變化通告:Product Discontinuation 28/Jul/2010 標(biāo)準(zhǔn)包裝:98 系列:- 可編程類型:OTP 存儲容量:300kb 電源電壓:3 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 封裝/外殼:8-SOIC（0.154"，3.90mm 寬） 供應(yīng)商設(shè)備封裝:8-TSOP 包裝:管件 |
| XC17V02PC44C | 功能描述:IC PROM SER 2MBIT 3.3V 44-PLCC RoHS:否 類別:集成電路 (IC) >> 存儲器 - 用于 FPGA 的配置 Proms 系列:- 產(chǎn)品變化通告:Product Discontinuation 28/Jul/2010 標(biāo)準(zhǔn)包裝:98 系列:- 可編程類型:OTP 存儲容量:300kb 電源電壓:3 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 封裝/外殼:8-SOIC（0.154"，3.90mm 寬） 供應(yīng)商設(shè)備封裝:8-TSOP 包裝:管件 |
| XC17V02PC44I | 功能描述:IC PROM SER 2MBIT 3.3V 44-PLCC RoHS:否 類別:集成電路 (IC) >> 存儲器 - 用于 FPGA 的配置 Proms 系列:- 產(chǎn)品變化通告:Product Discontinuation 28/Jul/2010 標(biāo)準(zhǔn)包裝:98 系列:- 可編程類型:OTP 存儲容量:300kb 電源電壓:3 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 封裝/外殼:8-SOIC（0.154"，3.90mm 寬） 供應(yīng)商設(shè)備封裝:8-TSOP 包裝:管件 |
| XC17V02SERIES | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:XC17V00 Series Configuration PROM |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。