
Preliminary Data Sheet, Rev. 1
October2000
TMXF28155 Super Mapper
155/51 Mbits/s SONET/SDH x28/x21 DS1/E1
207
Lucent Technologies Inc.
SPE Mapper Functional Description
(continued)
SPE Mapper Receive Direction Requirements
All monitoring functions supported by the SPE mapper in the receive direction are summarized here:
I
Loss of CLOCK and loss of sync monitors
I
J1 monitor
I
B3 BIP-8 check
I
C2 signal label monitor
I
F2 monitor
I
F3 monitor
I
N1 monitor
I
K3 monitor
I
AIS-P and RDI-P detect
I
REI-P detect
I
Signal degrade BER algorithm
I
Signal fail BER algorithm
I
Path overhead access channel (POAC) drop
I
Insertion of AIS-P
Whenever the continuous N times detect signals are defined, they require not only that the monitored signal be
consistent for N consecutive frames, but also that the frame bytes be error free for all N frames before the status
can be updated. If there are any errors in the framing pattern, then the consecutive N times detection counters
must be reset to 0. N can range from 1 to 15. Programming a CNTD block with any value less than 1 will set the
CNTD to 1 time detect.
Loss of Clock and Loss of Sync Monitors
The SPE mapper detects and reports loss of the input clocks state for RLSCLK (pin V4) (19 MHz clock) in bit
SPE_RLSLOC (Table 124), RLSC52 (pin AC2) (52 MHz clock) in bit SPE_RC52LOC (Table 124), and
DS3DATAINCLK (pin J22) (DS3 external clock) in bit SPE_RDS3LOC (Table 124), as determined by stuck high or
stuck low for time T. The detection time T will be greater than 10 μs but less than 125 μs. The function uses the
microprocessor clock as its reference. The device will report changes in the states using bits, SPE_RLSLOCD
(Table 122), SPE_RC52LOCD (Table 122), and SPE_RDS3LOCD (Table 122); interrupt mask bits
SPE_RLSLOCM (Table 123), SPE_RC52LOCM (Table 123)
,
and SPE_RDS3LOCM (Table 123), respectively.
The SPE mapper will detect loss-of-sync conditions for the telecom bus sync signals. The states are reported in
the bits, SPE_RSY52LOS (Table 124), SPE_RJ0J1V1LOS (Table 124), SPE_RSPELOS (Table 124), and
SPE_RV1LOS (Table 124). The device will report changes in the states in bits SPE_RSY52LOSD (Table 122),
SPE_RJ0J1V1LOSD (Table 122), SPE_RSPELOSD (Table 122), SPE_RV1LOSD (Table 122); interrupt mask bits
SPE_RSY52LOSM (Table 123), SPE_RJ0J1V1LOSM (Table 123), SPE_RSPELOSM (Table 123), and
SPE_RV1LOSM (Table 123), respectively.