
TMXF28155 Super Mapper
155/51 Mbits/s SONET/SDH x28/x21 DS1/E1
Preliminary Data Sheet, Rev. 1
October 2000
174
Lucent Technologies Inc.
TMUX Functional Description
(continued)
TMUX Register Descriptions
(continued)
Table 79. TMUX_TOAC_CTL, Receive/Transmit TOAC/POAC Control Parameters (R/W)
(continued)
Address Bit
Name
Function
Reset
Default
0
0x4004A
7
TMUX_TTOAC_AVAIL
Transmit TOAC Available Byte Control.
When 1,
causes the incoming TOAC values for undefined bytes
(bold-faced bytes in table 8.1-1) to be inserted into the
outgoing STS-3/STM-1 frame. Otherwise, their values
depend on SMPR_OH_DEFLT (Table 15).
Transmit TOAC S1 Byte Control.
When 1, causes the
incoming TOAC S1 value to be inserted into the S1 byte
of the outgoing STS-3/STM-1 frame if the
TMUX_THSS1INS (Table 69) control bit is deasserted. If
the S1 is not inserted from register control or from the
transmit TOAC channel, then its value depends on
SMPR_OH_DEFLT.
Transmit TOAC F1 Byte Control.
When 1, causes the
incoming TOAC F1 value to be inserted into the F1 byte
of the outgoing STS-3/STM-1 frame if the
TMUX_THSF1INS (Table 69) control bit is desasserted. If
the F1 is not inserted from register control or from the
transmit TOAC channel, then its value depends on
SMPR_OH_DEFLT.
Transmit TOAC E1 Byte Control.
When 1, causes the
incoming TOAC E1 value to be inserted into the E1 byte
of the outgoing STS-3/STM-1 frame. Otherwise, the E1
value depends on SMPR_OH_DEFLT.
Transmit TOAC E1 Byte Control.
When 1, causes the
incoming TOAC E1 value to be inserted into the E1 byte
of the outgoing STS-3/STM-1 frame. Otherwise, the E1
value depends on SMPR_OH_DEFLT.
Transmit TOAC D4 to D12 Byte Control.
When 1,
causes the TTOAC values to be inserted into the D4 to
D12 bytes of the outgoing frame. If this control bit is a
logic zero, then the outgoing D4 to D12 values depend on
SMPR_OH_DEFLT.
Transmit TOAC D1 to D3 Byte Control.
When 1, causes
the TTOAC values to be inserted into the D1 to D3 bytes
of the outgoing frame. If this control bit is a logic zero,
then the outgoing D1 to D3 values depend on
SMPR_OH_DEFLT.
Transmit TOAC Odd or Even Parity Monitor.
When 1,
forces the input TOAC parity checker to check for odd
parity; otherwise, even parity is checked on the transmit
TOAC channel.
6
TMUX_TTOAC_S1
0
5
TMUX_TTOAC_F1
0
4
TMUX_TTOAC_E2
0
3
TMUX_TTOAC_E1
0
2
TMUX_TTOAC_D4TO12
0
1
TMUX_TTOAC_D1TO3
0
0
TMUX_TTOAC_OEPMON
0