
www.ti.com
VLYNQ_CLK
VLYNQ_TXD[3:0]
VLYNQ_RXD[3:0]
1
2
3
4
Data
Data
TMS320DM6443
Digital Media System-on-Chip
SPRS282E–DECEMBER 2005–REVISED MARCH 2007
Table 6-104. Switching Characteristics Over Recommended Operating Conditions for Transmit Data for
the VLYNQ Module (see
Figure 6-73
)
-594
NO.
PARAMETER
UNIT
MIN
MAX
Delay time, VLYNQ_CLK high to VLYNQ_TXD[3:0] invalid [
SLOW
Mode]
Delay time, VLYNQ_CLK high to VLYNQ_ TXD[3:0] invalid [
FAST
Mode]
1
ns
ns
t
d(VCLKH-
TXDI)
1
0.5
t
d(VCLKH-
TXDV)
2
Delay time, VLYNQ_CLK to VLYNQ_TXD[3:0] valid
9.75
ns
Table 6-105. Timing Requirements for Receive Data for the VLYNQ Module (see
Figure 6-73
)
-594
NO.
UNIT
MIN
0.8
2.2
1.9
1.4
0.8
0.4
0.1
-0.2
-0.4
MAX
RTM disabled, RTM sample = 3
RTM enabled, RXD Flop = 0
RTM enabled, RXD Flop = 1
RTM enabled, RXD Flop = 2
RTM enabled, RXD Flop = 3
RTM enabled, RXD Flop = 4
RTM enabled, RXD Flop = 5
RTM enabled, RXD Flop = 6
RTM enabled, RXD Flop = 7
RTM disabled, RTM sample = 3
RTM enabled, RXD Flop = 0
RTM enabled, RXD Flop = 1
RTM enabled, RXD Flop = 2
RTM enabled, RXD Flop = 3
RTM enabled, RXD Flop = 4
RTM enabled, RXD Flop = 5
RTM enabled, RXD Flop = 6
RTM enabled, RXD Flop = 7
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
Setup time, VLYNQ_RXD[3:0] valid before
VLYNQ_CLK high
3
t
su(RXDV-VCLKH)
2
0.6
1.0
1.5
2.0
2.5
3.0
3.5
4.0
Hold time, VLYNQ_RXD[3:0] valid after
VLYNQ_CLK high
4
t
h(VCLKH-RXDV)
Figure 6-73. VLYNQ Transmit/Receive Timing
Submit Documentation Feedback
Peripheral and Electrical Specifications
215