
Samsung ASIC
5-63
STD150
DPSRAMR_HD
High-Density Dual-Port Synchronous Static RAM with Redundancy
Parameter Description
DPSRAMR_HD is the compiler that automatically generates symbol, netlist, timing model, power model and
layout according to the following parameters; Number of words(w), Number of bit per word(b) and Column
mux(y).
NOTE:
Capacity (w
×
b) => 16Kbits
Pin Descriptions
Pin Capacitance
(Unit = SL)
NOTE:
Each pin’s capacitance is exactly same regardless of available mux types.
Parameters
Ymux(y) = 4
128
2048
32
8
128
1
Ymux(y) = 8
256
4096
64
4
64
1
Ymux(y) = 16
512
8192
128
2
32
1
Ymux(y) = 32
1024
16384
256
1
16
1
Words (w)
Min
Max
Step
Min
Max
Step
Bpw (b)
Name
CK1
CK2
Type
Description
Clock
Clock input. CSN, WEN, A[] and DI[] are latched into the RAM on the rising
edge of CK. If CSN and WEN are low on the rising edge of CK, the RAM is in
write mode. If WEN is high on the rising edge of CK, the RAM is in read mode.
Upon the falling edge of CK, the RAM is in a precharge state.
Chip Enable Chip Enable input. The chip enable is active-low and is latched into the RAM
on the rising edge of CK. When CSN is low, the RAM is enabled for reading or
writing, depending on the state of WEN. When CSN is high, the RAM goes to
the standby mode and is disabled for reading or writing. DOUT remains previ-
ous data output.
Read/Write
Enable
the rising edge of CK. When WEN is low, data are written to the addressed
location and DOUT remains stable. When WEN is high, data from the
addressed word are present at DOUT.
Bit-Write
Enable
rising edge of CK. Each bit of BWEN[] enables/disables the write operation of
corresponding data bit. BWEN[i] corresponds to DI[i] in bit-write. If WEN and
BWEN[0] are low and BWEN[1] is high, DI[0] is written into the memory loca-
tion specified on A[], but DI[1] is not written.
Data Out-
put Enable
regardless of any inputs. When OEN is high, DOUT is disabled and goes to
high-impedance state.
Address
Address input bus. The address is latched into the RAM on the rising edge of
CK.
CSN1
CSN2
WEN1
WEN2
Read or write enable input. The read/write enable is latched into the RAM on
BWEN1[]
BWEN2[]
Bit-write enable input bus. The bit-write enable is latched into the RAM on the
OEN1
OEN2
Data output enable input. The data output enable is asynchronously operated
A1 []
A2 []
DI1 []
DI2 []
DOUT1 []
DOUT2 []
Data Input
Data input bus. Data are latched on the rising edge of CK. Data input is written
into the addressed location in write mode.
Data Output
Data output bus. Data output is valid after the rising edge of CK while the RAM
is in read mode. Data output remains previous data output while the RAM is in
write mode.
CK
11.34
CSN
3.27
WEN
3.27
OEN
3.34
A
BWEN
4.45
DI
4.45
DOUT
10.98
3.27