
STD150
5-62
Samsung ASIC
DPSRAMR_HD
High-Density Dual-Port Synchronous Static RAM with Redundancy
Logic Symbol
Function Description
DPSRAMR_HD is a dual-port synchronous static RAM with redundancy which is provided as a compiler.
DPSRAMR_HD is intended for use in high-density applications. Each port is fully independent. Basically, its
functionality is exactly same as DPSRAMBW_HD. Each bit of BWEN1[](BWEN2[]) enables or disable the
write operation of its corresponding bit in DI1[](DI2[]). On the rising edge of CK1(CK2), the write cycle is
initiated when WEN1(WEN2) is low and CSN1(CSN2) is low. The data bits in DI1[](DI2[]), which their
corresponding bit(s) in BWEN1[](BWEN2[]) are low, are written into the memory location specified on
A1[](A2[]). When all bits of BWEN1[](BWEN2[]) are high, any data in DI1[](DI2[]) are not written into the
memory location specified on A1[](A2[]). When all bits of BWEN1[](BWEM2[]) are low, the data in
DI1[](DI2[]) are written into the memory location specified on A1[](A2[]), which is exactly same as the write
operation in DPSRAM_HD. During the write cycle, DOUT1[](DOUT2[]) remains stable. On the rising edge of
CK1(CK2), the read cycle is initiated when WEN1(WEN2) is high and CSN1(CSN2) is low. The data at
DOUT1[](DOUT2[]) become valid after a delay. While in standby mode that CSN1(CSN2) is high, A1[](A2[])
and DI1[](DI2[]) are disabled, data stored in the memory is retained and DOUT1[](DOUT2[]) remains stable.
When OEN1(OEN2) is high, DOUT1[](DOUT2[]) is placed in a high-impedance state.
DPSRAMR_HD Function Table
CK1
CK2
X
X
↑
↑
↑
↑
CSN1
CSN2
X
H
L
L
L
L
WEN1
WEN2
X
X
L
L
L
H
OEN1
OEN2
H
L
L
L
L
L
A1
A2
X
X
Valid
Valid
Valid
Valid
BWEN1
BWEN2
X
X
All L
L/H
All H
X
DI1
DI2
X
X
Valid
Valid
Valid
X
DOUT1
DOUT2
Z
DOUT(t-1)
DOUT(t-1)
DOUT(t-1)
DOUT(t-1)
MEM(A)
Comment
Unconditional tri-state output
De-selected (standby mode)
Word-write cycle
Bit-write cycle
No operation
Read cycle
Features
High-density application
Heuristic row-redundancy available
Separated data I/O
Bit-write capability
Synchronous operation
Duty-free clock cycle
Asynchronous tri-state output control
Latched inputs and outputs
Automatic power-down
Near zero standby current
Zero hold time
Low noise output optimization
Flexible aspect ratio
16Kbits ~ 256Kbits capacity
128K ~ 16K number of words
Up to 128 number of bits per word
2. Bpw (b) is the number of bits per word.
3. Ymux (y) is one of the column mux types.
4. m =
log
2
w
CK1
CK2
CSN1
CSN2
WEN1
WEN2
BWEN1[b-1:0]
BWEN2[b-1:0]
dpsramr_hd_<w>x<b>m<y>
DOUT1 [b-1:0]
OEN1
OEN2
A1 [m-1:0]
A2 [m-1:0]
DI1 [b-1:0]
DI2 [b-1:0]
DOUT2 [b-1:0]
NOTES:
1. Words (w) is the number of words.