
STD130
5-194
Samsung ASIC
DPSRAM_LP
Low-Power Dual-Port Synchronous Static RAM
Parameter Description
DPSRAM_LP is the compiler that automatically generates symbol, netlist, timing model, power model and
layout according to the following parameters; Number of words(w), Number of bit per word(b) and Column
mux(y).
Pin Descriptions
Pin Capacitance
(Unit = SL)
NOTE:
Each pin’s capacitance is exactly same regardless of available mux types.
Parameters
Ymux = 2
32
2048
16
1
128
1
Ymux = 4
64
4096
32
1
64
1
Ymux = 8
128
8192
64
1
32
1
Ymux = 16
256
16384
128
1
16
1
Words (w)
Min
Max
Step
Min
Max
Step
Bpw (b)
Name
CK1
CK2
Type
Description
Clock
Clock input. CSN, WEN, A[] and DI[] are latched into the RAM on the rising
edge of CK. If CSN and WEN are low on the rising edge of CK, the RAM is in
write mode. If WEN is high on the rising edge of CK, the RAM is in read
mode. Upon the falling edge of CK, the RAM is in a precharge state.
Chip enable input. The chip enable is active-low and is latched into the RAM
on the rising edge of CK. When CSN is low, the RAM is enabled for reading
or writing, depending on the state of WEN. When CSN is high, the RAM goes
to the standby mode and is disabled for reading or writing. DOUT remains
previous data output.
Read or write enable input. The read/write enable is latched into the RAM on
the rising edge of CK. When WEN is low, data are written to the addressed
location and DOUT remains stable. When WEN is high, data from the
addressed word are present at DOUT.
Data output enable input. The data output enable is asynchronously operated
regardless of the state of other inputs. When OEN is high, DOUT is disabled
and goes to high-impedance state.
Address input bus. The address is latched into the RAM on the rising edge of
CK.
CSN1
CSN2
Chip
Enable
WEN1
WEN2
Read/Write
Enable
OEN1
OEN2
Data
Output
Enable
Address
A1 [ ]
A2 [ ]
DI1 [ ]
DI2 [ ]
DOUT1 [ ]
DOUT2 [ ]
Data Input
Data input bus. Data are latched on the rising edge of CK. Data input is
written into the addressed location in write mode.
Data
Output
Data output bus. Data output is valid after the rising edge of CK while the
RAM is in read mode. Data output remains previous data output while the
RAM is in write mode.
CK
13.70
CSN
3.43
WEN
3.39
OEN
4.57
A
DI
3.39
DOUT
7.47
3.39