
Samsung ASIC
5-173
STD130
SPSRAM_LP
Low-Power Single-Port Synchronous Static RAM
Parameter Description
SPSRAM_LP is the compiler that automatically generates symbol, netlist, timing model, power model and
layout according to the following parameters; Number of words(w), Number of bit per word(b), Column
mux(y).
Pin Descriptions
Pin Capacitance
CK
11.09
Unit: [SL]
DOUT
10.89
NOTE:
Each pin’s capacitance is exactly same regardless of available mux types.
Parameters
Ymux = 2
32
2048
16
1
256
1
Ymux = 4
64
4096
32
1
128
1
Ymux = 8
128
8192
64
1
64
1
Ymux = 16
256
16384
128
1
32
1
Words (w)
Min
Max
Step
Min
Max
Step
Bpw (b)
Name
CK
I/O
Description
Clock
Clock input. CSN, WEN, A[] and DI[] are latched into the RAM on the rising
edge of CK. If CSN and WEN are low on the rising edge of CK, the RAM is in
write mode. If WEN is high on the rising edge of CK, the RAM is in read mode.
Upon the falling edge of CK, the RAM is in a precharge state.
Chip enable input. The chip enable is active-low and is latched into the RAM on
the rising edge of CK. When CSN is low, the RAM is enabled for reading or
writing, depending on the state of WEN. When CSN is high, the RAM goes to
the standby mode and is disabled for reading or writing. DOUT remains
previous data output.
Read or write enable input. The read/write enable is latched into the RAM on
the rising edge of CK. When WEN is low, data are written to the addressed
location and DOUT remains stable. When WEN is high, data from the
addressed word are present at DOUT.
Data output enable input. The data output enable is asynchronously operated
regardless of the state of other input. When OEN is high, DOUT is disabled and
goes to high-impedance state.
Address input bus. The address is latched into the RAM on the rising edge of
CK.
Data input bus. Data are latched on the rising edge of CK. Data input is written
into the addressed location in write mode.
Data output bus. Data output is valid after the rising edge of CK while the RAM
is in read mode. Data output remains previous data output while the RAM is in
write mode.
CSN
Chip
Enable
WEN
Read/Write
Enable
OEN
Data
Output
Enable
Address
A [ ]
DI [ ]
Data Input
DOUT [ ]
Data
Output
CSN
3.16
WEN
3.93
OEN
5.42
A
DI
4.30
3.93