- 您現(xiàn)在的位置：買賣IC網 > PDF目錄374938 > STC62WV12816DC (Electronic Theatre Controls, Inc.) Very Low Power/Voltage CMOS SRAM 128k X 16 bit PDF資料下載
參數(shù)資料
| 型號： | STC62WV12816DC |
| 廠商： | Electronic Theatre Controls, Inc. |
| 元件分類： | DRAM |
| 英文描述： | Very Low Power/Voltage CMOS SRAM 128k X 16 bit |
| 中文描述： | 非常低功率/電壓CMOS SRAM的128K的× 16位 |
| 文件頁數(shù)： | 7/10頁 |
| 文件大?。?/td> | 385K |
| 代理商： | STC62WV12816DC |
Revision 2.3
Jan.
2004
7
WRITE CYCLE2
(1,6)
STC
t
WC
t
CW
(11)
(2)
t
WP
t
AW
t
WHZ
(4,10)
t
AS
t
DH
t
DW
D
IN
D
OUT
WE
CE
ADDRESS
(5)
t
OW
(7)
(8)
(8,9)
STC62WV256
R0201-
STC62WV256
NOTES:
1. WE must be high during address transitions.
2. The internal write time of the memory is defined by the overlap of CE and WE low. All signals
must be active to initiate a write and any one signal can terminate a write by going inactive.
The data input setup and hold timing should be referenced to the second transition edge of
the signal that terminates the write.
3. T
WR
is measured from the earlier of CE or WE going high at the end of write cycle.
4. During this period, DQ pins are in the output state so that the input signals of opposite phase
to the outputs must not be applied.
5. If the CE low transition occurs simultaneously with the WE low transitions or after the WE
transition, output remain in a high impedance state.
6. OE is continuously low (OE = V
IL
).
7.
D
OUT
is the same phase of write data of this write cycle.
8. D
OUT
is the read data of next address.
9. If CE is low during this period, DQ pins are in the output state. Then the data input signals of
opposite phase to the outputs must not be applied to them.
10. Transition is measured 500mV from steady state with C
L
= 5pF as shown in Figure 1B.
The parameter is guaranteed but not 100% tested.
11. T
CW
is measured from the later of CE going low to the end of write.
發(fā)布緊急采購，3分鐘左右您將得到回復。