參數(shù)資料
型號(hào): ST72121J4
元件分類: 8位微控制器
英文描述: 8-bit Microcontroller with 2/4/8K Bytes In-System Programmable Flash
中文描述: 8位微控制器與2/4/8K字節(jié)在系統(tǒng)可編程閃存
文件頁數(shù): 74/93頁
文件大?。?/td> 915K
代理商: ST72121J4
74/93
ST72E121 ST72T121
SERIAL PERIPHERAL INTERFACE
(Cont’d)
STATUS REGISTER (SR)
Read Only
Reset Value: 0000 0000 (00h)
Bit 7 =
SPIF
Serial Peripheral data transfer flag.
This bit is set by hardware when a transfer has
been completed. An interrupt is generated if
SPIE=1 in the CR register. It is cleared by a soft-
ware sequence (an access to the SR register fol-
lowed by a read or write to the DR register).
0: Data transfer is in progress or has been ap-
proved by a clearing sequence.
1: Data transfer between the device and an exter-
nal device has been completed.
Note:
While the SPIF bit is set, all writes to the DR
register are inhibited.
Bit 6 =
WCOL
Write Collision status.
This bit is set by hardware when a write to the DR
register is done during a transmit sequence. It is
cleared by a software sequence (see
Figure 39
).
0: No write collision occurred
1: A write collision has been detected
Bit 5 = Unused.
Bit 4 =
MODF
Mode Fault flag.
This bit is set by hardware when the SS pin is
pulled low in master mode (see
Section 5.5.4.5
Master Mode Fault
). An SPI interrupt can be gen-
erated if SPIE=1 in the CR register. This bit is
cleared by a software sequence (An access to the
SR register while MODF=1 followed by a write to
the CR register).
0: No master mode fault detected
1: A fault in master mode has been detected
Bits 3-0 = Unused.
DATA I/O REGISTER (DR)
Read/Write
Reset Value: Undefined
The DR register is used to transmit and receive
data on the serial bus. In the master device only a
write to this register will initiate transmission/re-
ception of another byte.
Notes:
During the last clock cycle the SPIF bit is
set, a copy of the received data byte in the shift
register is moved to a buffer. When the user reads
the serial peripheral data I/O register, the buffer is
actually being read.
Warning:
A write to the DR register places data directly into
the shift register for transmission.
A write to the the DR register returns the value lo-
cated in the buffer and not the contents of the shift
register (See
Figure 36
).
7
0
SPIF
WCOL
-
MODF
-
-
-
-
7
0
D7
D6
D5
D4
D3
D2
D1
D0
74
相關(guān)PDF資料
PDF描述
ST72171 8-BIT MCU WITH 8K FLASH. ADC. WDG. SPI. SCI. TIMERS SPGAS (SOFTWARE PROGRAMMABLE GAIN AMPLIFIERS). OP-AMP
ST733C04LFL0 Fuse Holder; Fuse Size/Group:Micro; Mounting Type:PC Board; Body Material:Thermoplastic; Contact Material:Copper Alloy; Contact Plating:Tin; Current Rating:5A; Leaded Process Compatible:Yes; Terminal Type:Push-On
ST733C04LFM0 Fuse Holder; Leaded Process Compatible:Yes; Mounting Type:Panel Mount RoHS Compliant: Yes
ST733C08LFL0 Fuse Holder; Leaded Process Compatible:Yes; Mounting Type:Panel Mount RoHS Compliant: Yes
ST733C08LFM0 Automotive Fuse; Current Rating:3A; Voltage Rating:32V; Fuse Type:Fast Acting; Body Material:Plastic; Fuse Terminals:Blade; Length:15.41mm; Series:297; Voltage Rating:32V; Fuse Size/Group:15.41 x 10.92 x 3.81mm RoHS Compliant: Yes
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ST72124J 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:8-BIT MCU WITH SINGLE VOLTAGE FLASH MEMORY, ADC, 16-BIT TIMERS, SPI, SCI INTERFACES
ST72124J2 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:8-BIT MCU WITH SINGLE VOLTAGE FLASH MEMORY, ADC, 16-BIT TIMERS, SPI, SCI INTERFACES
ST72124J2B 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:8-BIT MCU WITH SINGLE VOLTAGE FLASH MEMORY, ADC, 16-BIT TIMERS, SPI, SCI INTERFACES
ST72124J2B1 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:8-BIT MCU WITH SINGLE VOLTAGE FLASH MEMORY, ADC, 16-BIT TIMERS, SPI, SCI INTERFACES
ST72124J2B1/XXX 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:8-BIT MCU WITH SINGLE VOLTAGE FLASH MEMORY, ADC, 16-BIT TIMERS, SPI, SCI INTERFACES