- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄372305 > ST624XB-DBE (意法半導(dǎo)體) REAL TIME EMULATION DEVELOPMENT TOOLS FOR ST6 MCU FAMILY PDF資料下載
參數(shù)資料
| 型號(hào)： | ST624XB-DBE |
| 廠商： | 意法半導(dǎo)體 |
| 英文描述： | REAL TIME EMULATION DEVELOPMENT TOOLS FOR ST6 MCU FAMILY |
| 中文描述： | 實(shí)時(shí)仿真開發(fā)工具，ST6單片機(jī)系列 |
| 文件頁(yè)數(shù)： | 29/74頁(yè) |
| 文件大?。?/td> | 733K |
| 代理商： | ST624XB-DBE |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)當(dāng)前第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)
29/74
ST62T46B/E46B
INTERRUPTS
(Cont’d)
3.4.3 Interrupt Option Register (IOR)
The Interrupt Option Register (IOR) is used to en-
able/disable the individual interrupt sources and to
select the operating mode of the external interrupt
inputs. This register is write-only and cannot be
accessed by single-bit operations.
Address: 0C8h
—
Write Only
Reset status: 00h
Bit 7, Bits 3-0 =
Unused
.
Bit 6 =
LES
:
Level/Edge Selection bit
.
When this bit is set to one, the interrupt source #1
is level sensitive. When cleared to zero the edge
sensitive mode for interrupt request is selected.
Bit 5 =
ESB
:
Edge Selection bit
.
The bit ESB selects the polarity of the interrupt
source #2.
Bit 4 =
GEN
:
Global Enable Interrupt
. When this bit
is set to one, all interrupts are enabled. When this
bit is cleared to zero all the interrupts (excluding
NMI) are disabled.
When the GEN bit is low, the NMI interrupt is ac-
tive but cannot cause a wake up from STOP/WAIT
modes.
This register is cleared on reset.
3.4.4 Interrupt Sources
Interrupt
ST62E46B/T40B are summarized in the
Table 9
with associated mask bit to enable/disable the in-
terrupt request.
sources
available
on
the
Table 9. Interrupt Requests and Mask Bits
7
0
-
LES
ESB
GEN
-
-
-
-
Peripheral
Register
Address
Register
C8h
D4h
D7h
D1h
C2h
C0h-C4h
C1h-C5h
C6h-CFh
DAh
DBh
Mask bit
Masked Interrupt Source
Interrupt
source
All
GENERAL
TIMER 1
TIMER 2
A/D CONVERTER
SPI
Port PAn
Port PBn
Port PCn
PSS
32kHz OSC
IOR
TSCR1
TSCR2
ADCR
SPI
ORPA-DRPA
ORPB-DRPB
ORPC-DRPC
PSSCR
32OCR
GEN
All Interrupts, excluding NM
I
ETI
TMZ: TIMER Overflow
source 3
EAI
ALL
ORPAn-DRPAn
ORPBn-DRPBn
ORPCn-DRPCn
PEI
EOSCI
EOC: End of Conversion
End of Transmission
PAn pin
PBn pin
PCn pin
PIF:
OSCEOC
source 4
source 1
source 2
source 2
source 2
source 0
source 3
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ST6263C | 8-BIT MICROCONTROLLER ( MCU ) WITH OTP. ROM. FASTROM. EPROM. A/D CONVERTER. SAFE RESET. AUTO-RELOAD TIMER. EEPROM AND SPI |
| ST6265C | 8-BIT MICROCONTROLLER ( MCU ) WITH OTP. ROM. FASTROM. EPROM. A/D CONVERTER. SAFE RESET. AUTO-RELOAD TIMER. EEPROM AND SPI |
| ST62E35BG1 | 8-BIT MICROCONTROLLER |
| ST62P08CM3 | 8-BIT MICROCONTROLLER ( MCU ) WITH OTP. ROM. FASTROM. EPROM. A/D CONVERTER. OSCILLATOR SAFEGUARD. SAFE RESET AND 20 PINS |
| ST62P08CM6 | 8-BIT MICROCONTROLLER ( MCU ) WITH OTP. ROM. FASTROM. EPROM. A/D CONVERTER. OSCILLATOR SAFEGUARD. SAFE RESET AND 20 PINS |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ST624XB-KIT | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:STARTER KIT DATASHEET FOR ST624X |
| ST624XB-KIT/110 | 功能描述:開發(fā)板和工具包 - 其他處理器 ST624X Starter Kit RoHS:否 制造商:Freescale Semiconductor 產(chǎn)品:Development Systems 工具用于評(píng)估:P3041 核心:e500mc 接口類型:I2C, SPI, USB 工作電源電壓: |
| ST624XB-KIT/UK | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:ST62 KIT |
| ST6252 | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:8-BIT OTP/EPROM MCUs WITH A/D CONVERTER, AUTO-RELOAD TIMER AND EEPROM |
| ST6252BB1 | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:8-BIT OTP/EPROM MCUs WITH A/D CONVERTER, AUTO-RELOAD TIMER AND EEPROM |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。