- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄372303 > ST52F514Y3M6 IC MAX 7000 CPLD 256 144-TQFP PDF資料下載
參數(shù)資料
| 型號(hào)： | ST52F514Y3M6 |
| 英文描述： | IC MAX 7000 CPLD 256 144-TQFP |
| 中文描述： | 微控制器 |
| 文件頁(yè)數(shù)： | 48/106頁(yè) |
| 文件大?。?/td> | 648K |
| 代理商： | ST52F514Y3M6 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)當(dāng)前第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)
ST52F510/F513/F514
48/106
(*) Values by design (not characterized)
Internal Oscillator Calibration (OSC_SET)
Option Byte 2 (02h)
Reset Value: 0000 0000 (00h)
Bit 7-6: Not Used
Bit 5-0:
OSPAR5-0
Internal Oscillator Parameters
These bitsare used in order to calibrate the
precision of the internal oscillator working
at 10 MHz. The six bits enable some
current generators with steps of 5
μ
A
corresponding to interval of frequency of
100KHz
.
Warning:
allowed is101000 (40). The value coresponding to
the 10MHz by design is 010100 (20).
the
maximum
configuration
value
PLVD Control Register (PLVD_CR)
Option Byte 3 (03h)
Reset Value: 0000 0000 (00h)
Bit 7-2: Not Used
Bit 1-0:
PLVD1-0
PLVD detection levels
00: PLVD disabled
01: Lowest detection level
10: Medium detection level
11: Highest detection level
Wake-Up Time Prescaler (WAKEUP)
Option Byte 7 (07h)
Reset Value: 0000 0000 (00h)
Bit 7-0:
WK7-0
Wake-up prescaler
This byte determinates the time delay for
the stabilization of the oscillator after an
External Reset or a POR and after the
wake-up from Halt. The time delay is
computed
according
formula:
to
the
following
Warning:
the value 255 for WAKEUP is not
allowed. If the internal clock is used as clock
source the prescaler is not used.
Table 6.2 Recomended Gains for the most common frequencies
Frequency
Recommend
Gain Stages
CKPAR2-0
Oscillation
Start Times*
Settling Times for
40%-60% duty-cycle*
External Clock
0
000
-
-
5 MHz
1
001
100
μ
s
110
μ
s
10 MHz
3
011
80
μ
s
85
μ
s
20 MHz
6
111
133
μ
s
143
μ
s
7
0
-
-
OSPAR5 OSPAR4 OSPAR3 OSPAR2 OSPAR1 OSPAR0
7
0
-
-
-
-
-
-
PLVD1
PLVD0
7
0
WK7
WK6
WK5
WK4
WK3
WK2
WK1
WK0
Delay
4096
WAKEUP
1
+
(
)
Tclk
×
×
=
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ST5R33 | Programmable Logic IC; Logic Type:Programmable; No. of Macrocells:102; Package/Case:144-TQFP; Leaded Process Compatible:No; Number of Circuits:1728; Peak Reflow Compatible (260 C):No; Mounting Type:surface mount RoHS Compliant: No |
| ST5R50 | ; No. of Macrocells:64; IC Generic Number:; No. of Outputs:68; Number of Inputs:68; Operating Temp. Max:70 C; Operating Temp. Min:0 C; Propagation Delay:10ns; No. of Pins:44 |
| ST5R25 | Programmable Logic IC; Logic Type:Programmable; No. of Macrocells:32; Package/Case:44-PLCC; Mounting Type:Surface Mount |
| ST5R28 | SMD-IC,DGTL,EPLD,10K GATE W/BST,VOUT=3.3 |
| ST5R30 | IC APEX 20KE FPGA 200K 240-PQFP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ST52F514YMM6 | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:8-BIT INTELLIGENT CONTROLLER UNIT ICU Two Timer/PWMs, ADC, I2C, SPI, SCI |
| ST-52K | 制造商:Eaton Heinemann 功能描述:ST52K |
| ST52N | 制造商:Eaton Corporation 功能描述: |
| ST52T301 | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:8-Bit OTP/EPROM DuaLogic] MCUs WITH ADC, UART, TIMER, TRIAC & PWM DRIVER |
| ST52T301/P | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8-BIT OTP/EPROM DUALOGIC MCU WITH ADC. UART. TIMER. TRIAC & PWM DRIVER |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。