- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄372303 > ST52F514G1M6 IC MAX 7000 CPLD 64 44-PLCC PDF資料下載
參數(shù)資料
| 型號： | ST52F514G1M6 |
| 英文描述： | IC MAX 7000 CPLD 64 44-PLCC |
| 中文描述： | 微控制器 |
| 文件頁數(shù)： | 79/106頁 |
| 文件大?。?/td> | 648K |
| 代理商： | ST52F514G1M6 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁當(dāng)前第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁
ST52F510/F513/F514
79/106
13 SERIAL COMMUNICATION INTERFACE
The
integrated into ST52F510/F513/F514 provides a
general purpose shift register peripheral, several
widely distributed devices to be linked, through
their SCI subsystem. SCI gives a serial interface
providing communication with the speed from less
than 300 up to over 115200 baud, and a flexible
character format.
SCI is a full-duplex UART-type asynchronous
system with standard Non Return to Zero (NRZ)
format for the transmitted/received bit. The length
of the transmitted word is 10/11 bits (1 start bit, 8/
9 data bits, 1 stop bit).
SCI is composed of three modules: Receiver,
Transmitter and Baud-Rate Generator.
Serial
Communication
Interface
(SCI)
13.1 SCI Receiver block
The
SCI
synchronization of the serial data stream and
stores the data characters. The SCI Receiver is
mainly composed of two sub-systems: Recovery
Buffer Block and SCDR_RX Block.
SCI receives data deriving from the RX pin and
drives the Recovery Buffer Block, which is a high-
speed shift register operating at a clock frequency
(CLOCK_RX) 16 times higher than the fixed baud
rate (CLOCK_TX). This sampling rate, higherthan
the BaudRate clock, detects the START condition,
Noise error and Frame error.
When the SCI Receiver is in IDLE status, it is
waiting for theSTART condition, which is obtained
with a logic level of 0, consecutive to a logic level
1. This condition is detected if, with the fixed
Receiver
block
manages
the
sampling time, a logic level 0 is sampled after three
logic levels of 1.
The recognition of the START bit forces the SCI
Receiver
Block
to
start
sequence.
The data acquisition sequence is configured by the
apposite Configuration Register, allowing the
following data frame formats (see Figure 13.1):
a
data
acquisition
Figure 13.1 SCI transmitted word structures
I
8 bit length, 1 stop bit, no parity bit
I
8 bit length, 2 stop bit, no parity bit
I
8 bit length, 1 stop bit, with parity bit
I
9 bit length, 1 stop bit, no parity bit
The parity bit (if used) can be configured for even
or odd parity check. If the 9-bit length format is
configured, this bit is used in transmission for the
ninth bit (see below). The ninth bit received can be
read in the R8 bit of the SCI Status Register,
address 37 (035h) bit 2 (see Figure 13.3).
Figure 13.2 SCI Block Diagram
7
6
5
4
3
2
1
0
8
9
7
6
5
4
3
2
1
0
8
9
10
STOP
DATA
START
STOP
DATA
START
SCI
Register File
SCDR_TX
LDPR/LDPE/LDPI
Baud-Rate
Generator
LDRI
SHIFT REGISTER
SCDR_RX
RECOVERY BUFFER
RX
TX
SCI Transmitter
SCI Receiver
MCLK
Program/Data
Memory
IR
OR
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ST52F514G3B6 | IC MAX 7000 CPLD 64 44-TQFP |
| ST52F514G3M6 | IC MAX 7000 CPLD 64 84-PLCC |
| ST52F514Y0B6 | MAX 3000A CPLD 32 MC 44-TQFP |
| ST52F514Y0M6 | IC MAX 7000 CPLD 64 44-TQFP |
| ST52F514Y1B6 | MAX II CPLD 240 LE 100-TQFP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ST52F514G3B6 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Microcontroller |
| ST52F514G3M6 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Microcontroller |
| ST52F514GMB6 | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:8-BIT INTELLIGENT CONTROLLER UNIT ICU Two Timer/PWMs, ADC, I2C, SPI, SCI |
| ST52F514GMM6 | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:8-BIT INTELLIGENT CONTROLLER UNIT ICU Two Timer/PWMs, ADC, I2C, SPI, SCI |
| ST52F514Y0B6 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Microcontroller |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。