- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄372303 > ST52F514F1M6 IC MAX 7000 CPLD 256 208-PQFP PDF資料下載
參數(shù)資料
| 型號： | ST52F514F1M6 |
| 英文描述： | IC MAX 7000 CPLD 256 208-PQFP |
| 中文描述： | 微控制器 |
| 文件頁數(shù)： | 59/106頁 |
| 文件大小： | 648K |
| 代理商： | ST52F514F1M6 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁當(dāng)前第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁
ST52F510/F513/F514
59/106
9 INSTRUCTION SET
ST52F510/F513/F514 supplies107 (98 + 9 Fuzzy)
instructions that perform computations and control
the device. Computational time required for each
instruction consists of one clock pulse for each
Cycle plus 2 clock pulses for the decoding phase.
Total computation time for each instruction is
reported in Table 9.1
The ALU of ST52F510/F513/F514 can perform
multiplication
(MULT)
Multiplication is performed by using 8 bit operands
storing the result in 2 registers (16 bit values), see
Figure 2.3.
Division is performed between a 16 bit dividend
and an 8 bit divider, the result and the remainder
are stored in two 8-bit registers (see Figure 2.4).
and
division
(DIV).
9.1 Addressing Modes
ST52F510/F513/F514
following addressing modes:
I
Inherent: this instruction type does not require
an operandbecause theopcode specifiesall the
information necessary to carry out the
instruction. Examples: NOP, SCF.
I
Immediate: these instructions have an operand
as a source immediate value. Examples:LDRC,
ADDI.
I
Direct: the operands of these instructions are
specified with the direct addresses. The
instructions
allow
the
operands can refer (according to the opcode) to
addresses belonging to the different addressing
spaces. Example: SUB, LDRE.
I
Indirect: data addresses that are required are
found in the locations specified as operands.
Both source and/ordestination operands canbe
addressed indirectly. The operands can refer,
(according to the opcode) to addresses
belonging to different addressing spaces.
Examples: LDRR(reg1),(reg2);
LDER mem_addr,(reg1).
I
Bit Direct: operands ofthese instructionsdirectly
address the bits of the specified Register File
locations. Examples: BSET, BTEST.
9.2 Instruction Types
ST52F510/F513/F514
instruction types:
I
Load Instructions
supplies
the
following
I
Arithmetic and Logic Instructions
I
Bitwise instructions
I
Jump Instructions
I
Interrupt Management Instructions
I
Control Instructions
The instructions are listed in Table 9.1
Table 9.1 Instruction Set
Load Instructions
Mnemonic
Instruction
Bytes
Cycles
Z
S
C
BLKSET
BLKSET const
2
(*)
-
-
-
GETPG
GETPG regx
2
7
-
-
-
LDCE
LDCE confx,memy
3
8/9
-
-
-
LDCI
LDCI confx, const
3
7
-
-
-
LDCNF
LDCNF regx, conf
3
7
-
-
-
LDCR
LDCR confx, regy
3
8
-
-
-
LDER
LDER memx, regy
3
10
-
-
-
LDER
LDER (regx),(regy)
3
11
-
-
-
LDER
LDER (regx), regy
3
10
-
-
-
LDER
LDER memx,(regy)
3
11
-
-
-
LDFR
LDFR fuzzyx, regy
3
8
-
-
-
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ST52F514F3B6 | IC MAX 7000 CPLD 256 208-PQFP |
| ST52F514F3M6 | IC MAX 7000 CPLD 256 256-FBGA |
| ST52F514G0B6 | IC MAX 7000 CPLD 256 256-FBGA |
| ST52F514G0M6 | IC MAX 7000 CPLD 64 100-TQFP |
| ST52F514G1B6 | IC MAX 7000 CPLD 64 100-TQFP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ST52F514F3B6 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Microcontroller |
| ST52F514F3M6 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Microcontroller |
| ST52F514FMB6 | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:8-BIT INTELLIGENT CONTROLLER UNIT ICU Two Timer/PWMs, ADC, I2C, SPI, SCI |
| ST52F514FMM6 | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:8-BIT INTELLIGENT CONTROLLER UNIT ICU Two Timer/PWMs, ADC, I2C, SPI, SCI |
| ST52F514G0B6 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Microcontroller |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。