
ST52F510/F513/F514
52/106
Port B Pull-Up Register (PORT_B_PULLUP)
Configuration Register 28 (01Ch) Read/Write
Reset Value: 0000 0000 (00h)
(*) Not used in 20 pin packagedevices
(**)Not usedin 16 pin package devices
Bit 7-0:
PUB7-0
Port B pull-up (see Table 7.1)
0: Port B pin without pull-up
1: Port B pin with pull-up
Port B Option Register (PORT_B_OR)
Configuration Register 29 (01Dh) Read/Write
Reset Value: 0000 0000 (00h)
(*) Not used in 20 pin packagedevices
(**)Not usedin 16 pin package devices
Bit 7-0:
ORB7-0
Port B option (see Table 7.1)
Port B Data Direction Register (PORT_B_DDR)
Configuration Register 30 (01Eh) Read/Write
Reset Value: 0000 0000 (00h)
(*) Not used in 20 pin packagedevices
(**)Not usedin 16 pin package devices
Bit 7-0:
DDRB7-0
Port B direction (see Table 7.1)
0: Port B pin configured as input
1: Port B pin configured as output
Port B Alternate Fuction (PORT_B_AF)
Configuration Register 31 (01Fh) Read/Write
Reset Value: 0000 0000 (00h)
Note:
This register is not used in 16 pin devices
Bit 7-4: Not Used
Bit 3:
AFB3
Alternate Function PB3
0: Digital I/O
1: SS
Bit 2:
AFB2
Alternate Function PB2
0: Digital I/O
1: SDI
Bit 1:
AFB1
Alternate Function PB1
0: Digital I/O
1: SDO
Bit 0:
AFB0
Alternate Function PB0
0: Digital I/O
1: SCK
Port C Pull-Up Register (PORT_C_PULLUP)
Configuration Register 32 (020h) Read/Write
Reset Value: 0000 0000 (00h)
Note:
This register is not used in16/20 pin devices
Bit 7-6: Not Used
Bit 5-0:
PUC5-0
Port C pull-up (see Table 7.1)
0: Port C pin without pull-up
1: Port C pin with pull-up
Port C Option Register (PORT_C_OR)
Configuration Register 33 (021h) Read/Write
Reset Value: 0000 0000 (00h)
Note:
This register is not used in16/20 pin devices
Bit 7-6: Not Used
Bit 5-0:
ORC5-0
Port C option (see Table 7.1)
7
0
PUB7*
PUB6*
PUB5**
PUB4**
PUB3**
PUB2**
PUB1
PUB0
7
0
ORB7*
ORB6*
ORB5**
ORB4**
ORB3**
ORB2**
ORB1
ORB0
7
0
DDRB7* DDRB6* DDRB5** DDRB4** DDRB3** DDRB2** DDRB1
DDRB0
7
0
-
-
-
-
AFB3
AFB2
AFB1
AFB0
7
0
-
-
PUC5
PUC4
PUC3
PUC2
PUC1
PUC0
7
0
-
-
ORC5
ORC4
ORC3
ORC2
ORC1
ORC0