參數(shù)資料
型號: SST89C58RC-40-I-TQJE
廠商: Microchip Technology
文件頁數(shù): 44/88頁
文件大?。?/td> 0K
描述: IC MCU 8BIT FLASH 40TQFP
標(biāo)準(zhǔn)包裝: 160
系列: FlashFlex®
核心處理器: 8051
芯體尺寸: 8-位
速度: 40MHz
連通性: EBI/EMI,I²C,SMBus,UART/USART
外圍設(shè)備: 欠壓檢測/復(fù)位,POR,WDT
輸入/輸出數(shù): 32
程序存儲器容量: 32KB(32K x 8)
程序存儲器類型: 閃存
EEPROM 大小: 2K x 8
RAM 容量: 1K x 8
電壓 - 電源 (Vcc/Vdd): 2.7 V ~ 5.5 V
振蕩器型: 外部
工作溫度: -40°C ~ 85°C
封裝/外殼: 44-TQFP
包裝: 托盤
2011 Silicon Storage Technology, Inc.
DS25100A
12/11
49
FlashFlex MCU
SST89C58RC
Data Sheet
A Microchip Technology Company
Figure 21:Data Transfer on the SUBus
SDA (Serial Data Line)
The SDA line is the SMBus serial data line, and is primarily driven by the master or slave transmitter.
The SDA is changeable when SCL is low, and SDA is stable when SCL is high. Perform bus arbitration
on SDA when SCL is high.
SCL (Serial Clock Line)
The SCL line is the SMBus serial clock line which provides synchronized transmissions between mas-
ter and slave devices and is driven by the master devices. When multiple masters drive the SCL simul-
taneously, a wired-AND combines all signals into one synchronized clock signal. The slowest clock
determines the synchronized LOW period and the fastest clock determines the HIGH period.
SMBus Modes of Operation
The SMBus transaction begins with a START which is followed by an address byte and data, and then
ends with a STOP. An acknowledge bit from the receiver follows the address byte, which consists of a
7-bit address plus a direction bit, and each data byte. The direction bit (R/W), which occupies the least
significant bit position of the address, indicates a READ operation when set to logic ‘1’, and a WRITE
operation when set to logic ‘0’. The master can address multiple slaves simultaneously using a general
call address (0x00 + R/W), which is recognized by all slave devices.
The master initiates all transactions with one or more target-addressed slave devices. After generating
a START condition, the master transmits the address and direction bit. For a master-to-slave WRITE
operation, data is transmitted a byte at a time from the master; waiting for an acknowledge after each
byte from the slave. For a slave-to-master READ operation, the slave awaits an acknowledge after
each byte from the master. The master generates a STOP which ends the transaction and frees the
bus at the completion of the data transfer.
At any time, the SMBus is configured to operate in either master or slave mode.
Master Transmitter Mode
The serial data is output through SDA while SCL supplies the serial clock. The first transmitted byte
contains the slave address and the data direction bit. In this WRITE operation mode, the data direction
bit (R/W) will be logic ‘0’ and the master transmits serial data. After each byte is transmitted, an
acknowledge bit is received from the slave. START and STOP conditions are output by the master to
indicate the beginning and the end of a serial transfer.
Start
Condition
SDA
Stop
Condition
1323 F45.0
SCL
9
3-8
2
1
2
19
8
7
P/S
Repeated
Start
Condition
ACK
from
REC
ACK
from
REC
MSB
Slave Address
S
R/W
Direction
Bit
Repeated if more bytes are transferred
相關(guān)PDF資料
PDF描述
SST89E516RD2-40-I-TQJE IC MCU 8BIT 72KB FLASH 44TQFP
PIC24F16KA101-E/P MCU 16KB FLASH 1.5KB RAM 20PDIP
VE-B10-IY-B1 CONVERTER MOD DC/DC 5V 50W
PIC18F26J11T-I/SO IC PIC MCU FLASH 64KB 28-SOIC
PIC18LF26J11T-I/SO IC PIC MCU FLASH 64KB 28-SOIC
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
SST89C59 制造商:SST 制造商全稱:Silicon Storage Technology, Inc 功能描述:FlashFlex51 MCU
SST89C59-33-AC-NI 制造商:SST 制造商全稱:Silicon Storage Technology, Inc 功能描述:FlashFlex51 MCU
SST89C59-33-AC-NJ 制造商:SST 制造商全稱:Silicon Storage Technology, Inc 功能描述:FlashFlex51 MCU
SST89C59-33-AC-PI 制造商:SST 制造商全稱:Silicon Storage Technology, Inc 功能描述:FlashFlex51 MCU
SST89C59-33-AC-PJ 制造商:SST 制造商全稱:Silicon Storage Technology, Inc 功能描述:FlashFlex51 MCU