
SSD1852
Rev 1.0
01/2003
SOLOMON
37
Symbol
V
REF
Parameter
External Reference Voltage Input
Internal Reference Voltage
Test Condition
Internal Reference Voltage Source
Disable (REF pin pulled Low),
External Reference voltage input to
V
EXT
pin [V
REF
= V
EXT
*(1.4/2.1)].
Internal Reference Voltage Source
Enabled (REF pin pulled High), V
EXT
pin NC; (T
A
=25
C)
TC0 = -0.05%/
o
C
TC1 = -0.085%/
o
C
TC2 = -0.125%/
o
C (POR)
TC3 = -0.16%/
o
C
TC4 = -0.18%/
o
C
TC5 = -0.21%/
o
C
TC6 = -0.23%/
o
C
TC7 = -0.25%/
o
C
Iout = +500
μ
A
Iout = -500
μ
A
Regulator Enabled (VL6 voltage
depends on Int/Ext Contrast Control)
Regulator Disable
Min
2.06
Typ
2.1
1.35
1.36
1.40
1.38
1.37
1.39
1.39
1.41
-
-
-
Floating
Max
2.14
Unit
V
1.32
1.33
1.37
1.35
1.34
1.36
1.36
1.38
0.8*V
DD
0.0
V
DD
-
1.38
1.39
1.43
1.41
1.40
1.42
1.42
1.44
V
DD
0.2*V
DD
V
CC
-0.5
-
V
V
V
V
V
V
V
V
V
V
V
V
OH1
V
OL1
V
L6
V
L6
Output High voltage (D
0
-D
7
)
Output Low Voltage (D
0
-D
7
)
LCD Driving Voltage Source (V
L6
Pin)
LCD Driving Voltage Source (V
L6
Pin)
Input high voltage
(RES#, PS0, PS1, CS, D/C#,
R/W#, D
-D
, REF, INTRS)
Input Low voltage
(RES#, PS0, PS1, CS, D/C#, R/W,
D
0
-D
7
, REF, INTRS)
LCD Display Voltage Output
(V
L6
, V
L5
, V
L4
, V
L3
, V
L2
Pins)
LCD Display Voltage Input
(V
L6
, V
L5
, V
L4
, V
L3
, V
L2
Pins)
V
IH1
V
IL1
V
L6
V
L5
V
L4
V
L3
V
L2
V
L6
V
L5
V
L4
V
L3
V
L2
I
OH
I
OL
I
OZ
0.8*V
DD
0.0
-
-
V
DD
0.2*V
DD
V
V
Bias Divider Enabled, 1:a bias ratio,
a=5~12 .
Voltage reference to V
, External
Voltage Generator, Type A and Type
B Bias Divider Disabled
-
-
-
-
-
V
L5
V
L4
V
L3
V
L2
V
SS
50
-
-1
V
(a-1)/a*V
L6
(a-2)/a*V
L6
2/a*V
L6
1/a*V
L6
-
-
-
-
-
-
-
-
-
-
-
-
-
V
CC
V
L6
V
L5
V
L4
V
L3
-
-50
1
V
V
V
V
V
V
V
V
V
V
μ
A
μ
A
μ
A
Output High Current Source(D
0
-D
7
)
Output Low Current Drain (D
0
-D
7
)
Output Tri-state Current Drain
Source (D
0
-D
7
)
Input Current
(RES#, PS0, PS1,CS#, E(RD#),
D/C#,R/W#(WR#), D
0
~D
7
, REF,
INTRS)
Input Capacitance
(all logic pins)
Output Voltage = V
DD
-0.4V
Output Voltage = 0.4V
I
IL
/I
IH
-1
1
μ
A
C
IN
5
7.5
pF
V
L6
Variation of VL6 Output (1.8V <
V
DD
< 3.3V)
Regulator Enabled, Internal Contrast
Control Enabled, Set Contrast
Control Register = 0
-2%
-
+2%
%