- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄374928 > SSD1852 (Electronic Theatre Controls, Inc.) LCD Segment / Common Driver With Controller CMOS PDF資料下載
參數(shù)資料
| 型號(hào)： | SSD1852 |
| 廠商： | Electronic Theatre Controls, Inc. |
| 英文描述： | LCD Segment / Common Driver With Controller CMOS |
| 中文描述： | LCD段/與普通的CMOS驅(qū)動(dòng)器控制器 |
| 文件頁數(shù)： | 13/55頁 |
| 文件大?。?/td> | 637K |
| 代理商： | SSD1852 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁當(dāng)前第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁
SSD1852
Rev 1.0
01/2003
SOLOMON
8
6
PIN DESCRIPTION
6.1
RES
This pin is reset signal input. When the pin is low, initialization of the chip is executed.
6.2
PS0 & PS1
These two pins determine the interface protocol between the driver and MCU. Refer to the
following table.
PS0
PS1
Interface
L
L
3-wire SPI (write only)
L
H
4-wire SPI (write only)
H
L
8080 parallel interface (read and write allowed)
H
H
6800 parallel interface (read and write allowed)
6.3
CS
This pin is chip select input. The chip is enabled for display data/command transfer only when
CS
is low.
6.4
D/
C
This input pin is to identify display data/command cycle. When the pin is high, the data written to
the driver will be written into display RAM. When the pin is low, the data will be interpreted as
command. This pin must be connected to V
SS
when 3-lines SPI interface is used.
6.5
R/
W
(
WR
)
This pin is a microprocessor interface signal. When interfacing 6800-series microprocessor, the
signal indicates read mode when high and write mode when low. When interfacing 8080-
microprocessor, the data write operation is initiated when
R/
W
(
WR
)
is low and the chip is
selected.
6.6
E(
RD
)
This pin is microprocessor interface signal. When interfacing 6800-series microprocessor, the
data operation is initiated when
E(
RD
)
is high and the chip is selected. When interfacing 8080-
microprocessor, the data read operation is initiated when
E(
RD
)
is low and the chip is selected.
6.7
D
0
~D
7
These pins are 8-bit bi-directional data bus to be connected to the microprocessor’s data bus.
When serial mode is selected, D
7
is the serial data input SDA and D
6
is the serial clock input
SCK.
6.8
INTRS
This pin is an input pin to enable the internal resistors network for the voltage regulator when
INTRS is high. When external regulator is used, this pin must be connected to V
SS
, and external
resistors R
2
/R
1
should be connected to V
L6
, V
R
and V
SS
.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| SSD1852T2R1 | LCD Segment / Common Driver With Controller CMOS |
| SSD1852TR1 | LCD Segment / Common Driver With Controller CMOS |
| SSD1852Z | LCD Segment / Common Driver With Controller CMOS |
| SSD1854U | LCD Segment / Common Driver with Controller CMOS |
| SSD1854Z | LCD Segment / Common Driver with Controller CMOS |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SSD1852T2R1 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:LCD Segment / Common Driver With Controller CMOS |
| SSD1852TR1 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:LCD Segment / Common Driver With Controller CMOS |
| SSD1852Z | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:LCD Segment / Common Driver With Controller CMOS |
| SSD1854 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:LCD Segment / Common Driver with Controller CMOS |
| SSD1854U | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:LCD Segment / Common Driver with Controller CMOS |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。