- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄374928 > SSD1818ATR1 (Electronic Theatre Controls, Inc.) LCD Segment / Common Driver with Controller PDF資料下載
參數(shù)資料
| 型號： | SSD1818ATR1 |
| 廠商： | Electronic Theatre Controls, Inc. |
| 英文描述： | LCD Segment / Common Driver with Controller |
| 中文描述： | LCD段/驅(qū)動器與控制器通用 |
| 文件頁數(shù)： | 15/47頁 |
| 文件大?。?/td> | 642K |
| 代理商： | SSD1818ATR1 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁當前第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁
SSD1818A
Rev 1.2
P 15/47 Mar 2004
Solomon Systech
7. FUNCTIONAL BLOCK DESCRIPTIONS
Command Decoder and Command Interface
This module determines whether the input signal is interpreted as data or command. Input is directed to
this module based on the input of the D/C pin.
If the D/
C
pin is high, input is written to Graphic Display Data RAM (GDDRAM). If it is low, the input at
D
7
-D
0
is interpreted as a Command. It will be decoded and written to the corresponding command register.
MPU Parallel 6800-series Interface
The parallel interface consists of 8 bi-directional data pins (D
7
-D
0
), R/
W
(
WR
), D/C , E/(
RD
),
CS2.
1
CS and
Read cycle
R/
W
( WR ) input high indicates a read operation from the Graphic Display Data RAM (GDDRAM) or the
status register. In order to match the operating frequency of the GDDRAM with that of the MCU, pipeline
processing is internally performed which requires the insertion of a dummy read before the first actual
display data read. This is shown in Figure 3.
data bus
Figure 3 - Display Data Read Back Procedure - Insertion of Dummy Read
Write cycle
R/
W
(
WR
) input Low indicates a write operation to Display Data RAM or Internal Command Registers
depending on the
D/
C
input. The E(RD ) input serves as data latch signal (clock) when high, provided that
1
CS is pulled low and the CS2 is pulled high respectively.
Please refer to Figure 9 on Page 38 for Parallel Interface Timing Diagram of 6800-series microprocessors.
MPU Parallel 8080-series interface
The parallel interface consists of 8 bi-directional data pins (D
7
-D
0
), E/(
RD
), R/
W
(
WR
), D/C ,
CS2.
1
CS and
R/W
(WR)
E(RD)
write column address
dummy read
data read1
data read 2
data read 3
N
n
n+1
n+2
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| SSD1818AZ | LCD Segment / Common Driver with Controller |
| SSD1828Z | MOTOR LINEAR ACT 12VDC UNIPOLAR |
| SSD1828 | LCD Segment / Common Driver with Controller CMOS |
| SSD1852 | LCD Segment / Common Driver With Controller CMOS |
| SSD1852T2R1 | LCD Segment / Common Driver With Controller CMOS |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SSD1818AZ | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:LCD Segment / Common Driver with Controller |
| SSD1818Z | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:LCD Segment / Common Driver with Controller |
| SSD1820A | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:LCD Segment / Common Driver with Controller CMOS |
| SSD1820ATR1 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:LCD Segment / Common Driver with Controller CMOS |
| SSD1820AZ | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:LCD Segment / Common Driver with Controller CMOS |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。