- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄374928 > SSD1800 (Electronic Theatre Controls, Inc.) LCD Segment / Common Driver with Controller PDF資料下載
參數(shù)資料
| 型號(hào)： | SSD1800 |
| 廠商： | Electronic Theatre Controls, Inc. |
| 英文描述： | LCD Segment / Common Driver with Controller |
| 中文描述： | LCD段/驅(qū)動(dòng)器與控制器通用 |
| 文件頁數(shù)： | 13/42頁 |
| 文件大小： | 598K |
| 代理商： | SSD1800 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁當(dāng)前第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁
SSD1800 Series
Rev 1.0
P 13/42 Mar 2004
Solomon Systech
7.7 V
L6
, V
L5,
V
L4
, V
L3
, V
L2
LCD driving voltages. They can be supplied externally or generated by the internal bias divider. They have the
following relationship:
V
L6
> V
L5
> V
L4
> V
L3
> V
L2
> V
ss
1:4 bias
1:5 bias (default)
VL5
3/4 * VL6
4/5 * VL6
VL4
2/4 * VL6
3/5 * VL6
VL3
2/4 * VL6
2/5 * VL6
VL2
1/4 * VL6
1/5 * VL6
VL6 is the most positive LCD driving voltage. It can be supplied externally or generated by the internal regulator. It is
recommended to add a capacitor between VL6 and Vss for external regulator.
7.8 VF
This pin is the input of the built-in voltage regulator. When external resistor network is selected to generate the
LCD driving level, V
L6
, two external resistors, R
1
and R
2
, are connected between AV
SS
and V
F
, and V
F
and V
L6
,
respectively (see application circuit)
7.9 REF
This pin is to select the input voltage of internal voltage regulator. This pin is need to pulled low for normal
internal voltage regulator operation.
7.10 DIRS
This pin controls the direction of Segment.
When DIRS = Low
SEG0 -> SEG2 -> ..... -> SEG78 -> SEG79
When DIRS = High
SEG79 -> SEG78 -> ..... -> SEG1 -> SEG0
7.11 CLK
External clock input. It must be fixed to high or low when the internal oscillation circuit is used. In case of the
external clock mode, CLK is used as the clock and OSC bit should be OFF.
7.12 P/
S
This pin is serial/ parallel interface selection input. When this pin is pulled high, parallel mode is selected. When it
is pulled low, serial interface will be selected. Read back operation is only available in parallel mode.
7.13 DL
This pin is to select the data length for parallel data input.
When P/S
= Low
DL = Low or High: serial interface mode
When P/S
= High
DL = Low: 4-bit bus mode
DL = High: 8-bit bus mode
This pin must be fixed to high or low in serial mode.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| SSD1800AV | LCD Segment / Common Driver with Controller |
| SSD1800Z | LCD Segment / Common Driver with Controller |
| SSD1801 | LCD Segment / Common Driver with Controller for Character Display System |
| SSD1801AV | LCD Segment / Common Driver with Controller for Character Display System |
| SSD1801Z | LCD Segment / Common Driver with Controller for Character Display System |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SSD1800AV | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:LCD Segment / Common Driver with Controller |
| SSD1800Z | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:LCD Segment / Common Driver with Controller |
| SSD1801 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:LCD Segment / Common Driver with Controller for Character Display System |
| SSD1801AV | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:LCD Segment / Common Driver with Controller for Character Display System |
| SSD1801Z | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:LCD Segment / Common Driver with Controller for Character Display System |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。