參數資料
型號: SN74GTLPH16945KR
廠商: Texas Instruments, Inc.
英文描述: 16-BIT LVTTL-TO-GTLP BUS TRANSCEIVER
中文描述: 16位LVTTL至GTLP總線收發(fā)器
文件頁數: 9/13頁
文件大?。?/td> 212K
代理商: SN74GTLPH16945KR
SN74GTLPH16945
16-BIT LVTTL-TO-GTLP BUS TRANSCEIVER
SCES292D
OCTOBER 1999
REVISED NOVEMBER 2001
9
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
DISTRIBUTED-LOAD BACKPLANE SWITCHING CHARACTERISTICS
The preceding switching characteristics table shows the switching characteristics of the device into a lumped load
(Figure 1). However, the designer
s backplane application probably is a distributed load. The physical representation
is shown in Figure 2. This backplane, or distributed load, can be approximated closely to a resistor inductance
capacitance (RLC) circuit, as shown in Figure 3. This device has been designed for optimum performance in this RLC
circuit. The following switching characteristics table shows the switching characteristics of the device into the RLC
load, to help the designer better understand the performance of the GTLP device in this typical backplane. See
www.ti.com/sc/gtlp for more information.
Drvr
1.5 V
.25
2
1
1
1.5 V
1
1
2
.25
Rcvr
Rcvr
Rcvr
Figure 2. Medium-Drive Test Backplane
Slot 1
Slot 2
Slot 9
Slot 10
Conn.
Conn.
Conn.
Conn.
ZO = 70
3
3
From Output
Under Test
Test
Point
1.5 V
CL = 9 pF
19
LL = 19 nH
Figure 3. Medium-Drive RLC Network
switching characteristics over recommended ranges of supply voltage and operating free-air
temperature, V
TT
= 1.5 V and V
REF
= 1 V for GTLP (see Figure 3)
PARAMETER
FROM
(INPUT)
TO
(OUTPUT)
TYP
UNIT
tPLH
tPHL
ten
tdis
tr
tf
A
B
4.3
ns
4.3
OE
B
5
ns
4.4
Rise time, B outputs (20% to 80%)
1
ns
Fall time, B outputs (80% to 20%)
2
ns
All typical values are at VCC = 3.3 V, TA = 25
°
C. All values are derived from TI-SPICE models.
相關PDF資料
PDF描述
SN74GTLPH16945VR 16-BIT LVTTL-TO-GTLP BUS TRANSCEIVER
SN74H102 AND-GATE J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS WITH PRESET AND CLEAR
SN74H102J AND-GATE J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS WITH PRESET AND CLEAR
SN74H102N AND-GATE J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS WITH PRESET AND CLEAR
SN74HC148DWR 8-LINE TO 3-LINE PRIORITY ENCODERS
相關代理商/技術參數
參數描述
SN74GTLPH16945VR 功能描述:總線收發(fā)器 16bit LVTTL-GTLP RoHS:否 制造商:Fairchild Semiconductor 邏輯類型:CMOS 邏輯系列:74VCX 每芯片的通道數量:16 輸入電平:CMOS 輸出電平:CMOS 輸出類型:3-State 高電平輸出電流:- 24 mA 低電平輸出電流:24 mA 傳播延遲時間:6.2 ns 電源電壓-最大:2.7 V, 3.6 V 電源電壓-最小:1.65 V, 2.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-48 封裝:Reel
SN74GTLPH306DGVR 功能描述:轉換 - 電壓電平 8bit LVTTL-GTLP RoHS:否 制造商:Micrel 類型:CML/LVDS/LVPECL to LVCMOS/LVTTL 傳播延遲時間:1.9 ns 電源電流:14 mA 電源電壓-最大:3.6 V 電源電壓-最小:3 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:MLF-8
SN74GTLPH306DW 功能描述:轉換 - 電壓電平 8-Bit LVTTL-to-GTLP Bus Transceiver RoHS:否 制造商:Micrel 類型:CML/LVDS/LVPECL to LVCMOS/LVTTL 傳播延遲時間:1.9 ns 電源電流:14 mA 電源電壓-最大:3.6 V 電源電壓-最小:3 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:MLF-8
SN74GTLPH306DWG4 功能描述:轉換 - 電壓電平 8B LVTTL to GTLP Bus Transceiver RoHS:否 制造商:Micrel 類型:CML/LVDS/LVPECL to LVCMOS/LVTTL 傳播延遲時間:1.9 ns 電源電流:14 mA 電源電壓-最大:3.6 V 電源電壓-最小:3 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:MLF-8
SN74GTLPH306DWR 功能描述:轉換 - 電壓電平 8bit LVTTL-GTLP RoHS:否 制造商:Micrel 類型:CML/LVDS/LVPECL to LVCMOS/LVTTL 傳播延遲時間:1.9 ns 電源電流:14 mA 電源電壓-最大:3.6 V 電源電壓-最小:3 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:MLF-8