參數(shù)資料
型號(hào)： SN74GTLP21395GQNR
廠商： Texas Instruments, Inc.
英文描述： TWO 1-BIT LVTTL-TO-GTLP ADJUSTABLE-EDGE-RATE BUS TRANSCEIVERS WITH SPLIT LVTTL PORT, FEEDBACK PATH, AND SELECTABLE POLARITY
中文描述： 兩個(gè)1位LVTTL至GTLP可調(diào)EDGE的速率總線收發(fā)器與劈開(kāi)LVTTL港口，反饋路徑，和可選的極性
文件頁(yè)數(shù)： 11/21頁(yè)
文件大小： 439K
代理商： SN74GTLP21395GQNR
SN74GTLP21395
TWO 1-BIT LVTTL-TO-GTLP ADJUSTABLE-EDGE-RATE BUS TRANSCEIVERS
WITH SPLIT LVTTL PORT FEEDBACK PATH, AND SELECTABLE POLARITY
SCES350C
–
JUNE 2001
–
REVISED NOVEMBER 2001
11
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
DISTRIBUTED-LOAD BACKPLANE SWITCHING CHARACTERISTICS
The preceding switching characteristics table shows the switching characteristics of the device into a lumped load
(Figure 1). However, the designer
’
s backplane application probably is a distributed load. The physical representation
is shown in Figure 2. This backplane, or distributed load, can be approximated closely to a resistor inductance
capacitance (RLC) circuit, as shown in Figure 3. This device has been designed for optimum performance in this RLC
circuit. The following switching characteristics table shows the switching characteristics of the device into the RLC
load, to help the designer better understand the performance of the GTLP device in the backplane. See
www.ti.com/sc/gtlp for more information.
Drvr
1.5 V
.25
”
1
”
1
”
1
”
1.5 V
1
”
1
”
1
”
.25
”
Rcvr
Rcvr
Rcvr
Figure 2. High-Drive Test Backplane
Slot 1
Slot 2
Slot 19
Slot 20
Conn.
Conn.
Conn.
Conn.
ZO = 50
2
2
From Output
Under Test
Test
Point
1.5 V
CL = 18 pF
11
LL = 14 nH
Figure 3. High-Drive RLC Network
switching characteristics over recommended operating conditions for the bus transceiver
function (unless otherwise noted) (see Figure 3)
PARAMETER
FROM
(INPUT)
TO
(OUTPUT)
EDGE RATE
TYP
UNIT
tPLH
tPHL
tPLH
tPHL
tPLH
tPHL
tPLH
tPHL
A
B
Slow
4.3
ns
4.2
A
B
Fast
3.8
ns
3.4
A
Y
Slow
6.6
ns
6.5
A
Y
Fast
6
ns
6
tr
Rise time B outputs (20% to 80%)
Rise time, B outputs (20% to 80%)
Slow
1.5
ns
Fast
1
tf
Fall time B outputs (80% to 20%)
Fall time, B outputs (80% to 20%)
Slow
2.6
ns
Fast
2
Slow (ERC = H) and Fast (ERC = L)
All typical values are at VCC = 3.3 V, TA = 25
°
C. All values are derived from TI-SPICE models.
相關(guān)PDF資料
PDF描述
SN74GTLP21395PW TWO 1-BIT LVTTL-TO-GTLP ADJUSTABLE-EDGE-RATE BUS TRANSCEIVERS WITH SPLIT LVTTL PORT, FEEDBACK PATH, AND SELECTABLE POLARITY
SN74GTLPH16945KR 16-BIT LVTTL-TO-GTLP BUS TRANSCEIVER
SN74GTLPH16945VR 16-BIT LVTTL-TO-GTLP BUS TRANSCEIVER
SN74H102 AND-GATE J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS WITH PRESET AND CLEAR
SN74H102J AND-GATE J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS WITH PRESET AND CLEAR
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
SN74GTLP21395PW 功能描述:特定功能邏輯 2 1-Bit LVTTL/GTLP Bus Xcvr Adj-Eg-Rate RoHS:否 制造商:Texas Instruments 產(chǎn)品: 系列:SN74ABTH18502A 工作電源電壓:5 V 封裝 / 箱體:LQFP-64 封裝:Tube
SN74GTLP21395PWE4 功能描述:總線收發(fā)器 Quad Bus Buff Gate W/3-St Otpt RoHS:否 制造商:Fairchild Semiconductor 邏輯類型:CMOS 邏輯系列:74VCX 每芯片的通道數(shù)量:16 輸入電平:CMOS 輸出電平:CMOS 輸出類型:3-State 高電平輸出電流:- 24 mA 低電平輸出電流:24 mA 傳播延遲時(shí)間:6.2 ns 電源電壓-最大:2.7 V, 3.6 V 電源電壓-最小:1.65 V, 2.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-48 封裝:Reel
SN74GTLP21395PWG4 功能描述:特定功能邏輯 Two 1B LVTTL GTLP Adj Edg RateBus Xcvr RoHS:否 制造商:Texas Instruments 產(chǎn)品: 系列:SN74ABTH18502A 工作電源電壓:5 V 封裝 / 箱體:LQFP-64 封裝:Tube
SN74GTLP21395PWR 功能描述:轉(zhuǎn)換 - 電壓電平 Dual 1bit LVTTL-GTLP RoHS:否 制造商:Micrel 類型:CML/LVDS/LVPECL to LVCMOS/LVTTL 傳播延遲時(shí)間:1.9 ns 電源電流:14 mA 電源電壓-最大:3.6 V 電源電壓-最小:3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:MLF-8
SN74GTLP22033DGGR 功能描述:轉(zhuǎn)換 - 電壓電平 8bit LVTTL-GTLP RoHS:否 制造商:Micrel 類型:CML/LVDS/LVPECL to LVCMOS/LVTTL 傳播延遲時(shí)間:1.9 ns 電源電流:14 mA 電源電壓-最大:3.6 V 電源電壓-最小:3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:MLF-8
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*