參數(shù)資料
型號(hào)： SN74GTLP21395DWR
廠商： Texas Instruments, Inc.
英文描述： TWO 1-BIT LVTTL-TO-GTLP ADJUSTABLE-EDGE-RATE BUS TRANSCEIVERS WITH SPLIT LVTTL PORT, FEEDBACK PATH, AND SELECTABLE POLARITY
中文描述： 兩個(gè)1位LVTTL至GTLP可調(diào)EDGE的速率總線收發(fā)器與劈開(kāi)LVTTL港口，反饋路徑，和可選的極性
文件頁(yè)數(shù)： 14/21頁(yè)
文件大?。?/td> 439K
代理商： SN74GTLP21395DWR
SN74GTLP21395
TWO 1-BIT LVTTL-TO-GTLP ADJUSTABLE-EDGE-RATE BUS TRANSCEIVERS
WITH SPLIT LVTTL PORT FEEDBACK PATH, AND SELECTABLE POLARITY
SCES350C
–
JUNE 2001
–
REVISED NOVEMBER 2001
14
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
APPLICATION INFORMATION
SN74GTLP21395 interface with the TSB14AA1 1394 backplane PHY
1A, 1B, and 1Y are used for the PHY data signals.
2A, 2B, and 2Y are used for the PHY strobe signals.
PHY N_OEB_D or OCDOE connects to 1OEAB and 2OEAB, which control the PHY transmit signals.
1OEBY and 2OEBY are connected to GND because the transceiver must always be able to receive signals
from the backplane and relay them to the PHY.
1T/C and 2T/C are connected to GND for inverted signals.
V
CC
is nominal 3.3 V.
BIAS V
CC
is connected to nominal 3.3 V to support live insertion.
V
REF
is normally 2/3 of V
TT
.
ERC is normally connected to V
CC
for slow edge-rate operation because frequencies of only 50 MHz (S100)
and 25 MHz (S50) are required.
logical representation
1394
Link-
Layer
Controller
Host
Interface
D0
–
D1
CTL0
–
CTL1
LREQ
SCLK
1394
Backplane
Physical-
Layer
Controller
TSB14AA1
3.3-V VCC
BPdata
BPstrb
Tdata
Rdata
Rstrb
Tstrb
OCDOE
1A
1Y
2A
2Y
GND
2OEBY
2OEAB
1B
2B
SN74GTLP21395
2
2
1 k
TDOE
VCC
GND
1OEBY
GND
2T/C
1T/C
GND
1OEAB
相關(guān)PDF資料
PDF描述
SN74GTLP21395GQNR TWO 1-BIT LVTTL-TO-GTLP ADJUSTABLE-EDGE-RATE BUS TRANSCEIVERS WITH SPLIT LVTTL PORT, FEEDBACK PATH, AND SELECTABLE POLARITY
SN74GTLP21395PW TWO 1-BIT LVTTL-TO-GTLP ADJUSTABLE-EDGE-RATE BUS TRANSCEIVERS WITH SPLIT LVTTL PORT, FEEDBACK PATH, AND SELECTABLE POLARITY
SN74GTLPH16945KR 16-BIT LVTTL-TO-GTLP BUS TRANSCEIVER
SN74GTLPH16945VR 16-BIT LVTTL-TO-GTLP BUS TRANSCEIVER
SN74H102 AND-GATE J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS WITH PRESET AND CLEAR
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
SN74GTLP21395GQNR 功能描述:特定功能邏輯 Dual 1bit LVTTL-GTLP RoHS:否 制造商:Texas Instruments 產(chǎn)品: 系列:SN74ABTH18502A 工作電源電壓:5 V 封裝 / 箱體:LQFP-64 封裝:Tube
SN74GTLP21395PW 功能描述:特定功能邏輯 2 1-Bit LVTTL/GTLP Bus Xcvr Adj-Eg-Rate RoHS:否 制造商:Texas Instruments 產(chǎn)品: 系列:SN74ABTH18502A 工作電源電壓:5 V 封裝 / 箱體:LQFP-64 封裝:Tube
SN74GTLP21395PWE4 功能描述:總線收發(fā)器 Quad Bus Buff Gate W/3-St Otpt RoHS:否 制造商:Fairchild Semiconductor 邏輯類(lèi)型:CMOS 邏輯系列:74VCX 每芯片的通道數(shù)量:16 輸入電平:CMOS 輸出電平:CMOS 輸出類(lèi)型:3-State 高電平輸出電流:- 24 mA 低電平輸出電流:24 mA 傳播延遲時(shí)間:6.2 ns 電源電壓-最大:2.7 V, 3.6 V 電源電壓-最小:1.65 V, 2.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-48 封裝:Reel
SN74GTLP21395PWG4 功能描述:特定功能邏輯 Two 1B LVTTL GTLP Adj Edg RateBus Xcvr RoHS:否 制造商:Texas Instruments 產(chǎn)品: 系列:SN74ABTH18502A 工作電源電壓:5 V 封裝 / 箱體:LQFP-64 封裝:Tube
SN74GTLP21395PWR 功能描述:轉(zhuǎn)換 - 電壓電平 Dual 1bit LVTTL-GTLP RoHS:否 制造商:Micrel 類(lèi)型:CML/LVDS/LVPECL to LVCMOS/LVTTL 傳播延遲時(shí)間:1.9 ns 電源電流:14 mA 電源電壓-最大:3.6 V 電源電壓-最小:3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:MLF-8
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*