- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄374860 > SN54ABT16646WD (Texas Instruments, Inc.) MOD,DC/DC 48V IN/1.5V OUT,25A,ISO,EBRICK PDF資料下載
參數(shù)資料
| 型號： | SN54ABT16646WD |
| 廠商： | Texas Instruments, Inc. |
| 英文描述： | MOD,DC/DC 48V IN/1.5V OUT,25A,ISO,EBRICK |
| 中文描述： | 16位總線收發(fā)器和3冊態(tài)輸出 |
| 文件頁數(shù)： | 1/15頁 |
| 文件大小： | 247K |
| 代理商： | SN54ABT16646WD |
SN54ABT16646, SN74ABT16646
16-BIT BUS TRANSCEIVERS AND REGISTERS
WITH 3-STATE OUTPUTS
SCBS212D – JUNE 1992 – REVISED JULY 1999
1
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
Members of the Texas Instruments
Widebus
Family
State-of-the-Art EPIC-
ΙΙ
B
BiCMOS Design
Significantly Reduces Power Dissipation
Latch-Up Performance Exceeds 500 mA Per
JESD 17
Typical V
OLP
(Output Ground Bounce) < 1 V
at V
CC
= 5 V, T
A
= 25
°
C
Distributed V
CC
and GND Pin Configuration
Minimizes High-Speed Switching Noise
Flow-Through Architecture Optimizes PCB
Layout
High-Drive Outputs (–32-mA I
OH
, 64-mA I
OL
)
Package Options Include Plastic Shrink
Small-Outline (DL), Thin Shrink
Small-Outline (DGG) Packages and 380-mil
Fine-Pitch Ceramic Flat (WD) Package
Using 25-mil Center-to-Center Spacings
description
The
bus-transceiver circuits, D-type flip-flops, and
control
circuitry
arranged
transmission of data directly from the input bus or
from the internal registers.
’ABT16646
devices
consist
of
for
multiplexed
These devices can be used as two 8-bit
transceivers or one 16-bit transceiver. Data on the
A or B bus is clocked into the registers on the
low-to-high transition of the appropriate clock
(CLKAB or CLKBA) input. Figure 1 illustrates the
four fundamental bus-management functions that
can be performed with the ’ABT16646 devices.
Output-enable (OE) and direction-control (DIR) inputs are provided to control the transceiver functions. In the
transceiver mode, data present at the high-impedance port may be stored in either register or in both. The
select-control (SAB and SBA) inputs can multiplex stored and real-time (transparent mode) data. The circuitry
used for select control eliminates the typical decoding glitch that occurs in a multiplexer during the transition
between stored and real-time data. The direction control (DIR) determines which bus receives data when OE
is low. In the isolation mode (OE high), A data can be stored in one register and/or B data can be stored in the
other register.
When an output function is disabled, the input function is still enabled and can be used to store and transmit
data. Only one of the two buses, A or B, can be driven at a time.
To ensure the high-impedance state during power up or power down, OE should be tied to V
CC
through a pullup
resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.
Copyright
1999, Texas Instruments Incorporated
On products compliant to MIL-PRF-38535, all parameters are tested
unless otherwise noted. On all other products, production
processing does not necessarily include testing of all parameters.
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of Texas Instruments
standard warranty. Production processing does not necessarily include
testing of all parameters.
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
Widebus and EPIC-
ΙΙ
B are trademarks of Texas Instruments Incorporated.
SN54ABT16646 . . . WD PACKAGE
SN74ABT16646 . . . DGG OR DL PACKAGE
(TOP VIEW)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
56
55
54
53
52
51
50
49
48
47
46
45
44
43
42
41
40
39
38
37
36
35
34
33
32
31
30
29
1DIR
1CLKAB
1SAB
GND
1A1
1A2
V
CC
1A3
1A4
1A5
GND
1A6
1A7
1A8
2A1
2A2
2A3
GND
2A4
2A5
2A6
V
CC
2A7
2A8
GND
2SAB
2CLKAB
2DIR
1OE
1CLKBA
1SBA
GND
1B1
1B2
V
CC
1B3
1B4
1B5
GND
1B6
1B7
1B8
2B1
2B2
2B3
GND
2B4
2B5
2B6
V
CC
2B7
2B8
GND
2SBA
2CLKBA
2OE
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| SN74ABT5403DW | 12-BIT LINE/MEMORY DRIVERS WITH 3-STATE OUTPUTS |
| SN54ABT5403 | 12-BIT LINE/MEMORY DRIVERS WITH 3-STATE OUTPUTS |
| SN54ABT5403FK | 12-BIT LINE/MEMORY DRIVERS WITH 3-STATE OUTPUTS |
| SN54ABT5403JT | 12-BIT LINE/MEMORY DRIVERS WITH 3-STATE OUTPUTS |
| SN74ABT573ADB | OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SN54ABT16652 | 制造商:TI 制造商全稱:Texas Instruments 功能描述:16-BIT BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS |
| SN54ABT16652_07 | 制造商:TI 制造商全稱:Texas Instruments 功能描述:16-BIT BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS |
| SN54ABT16652_08 | 制造商:TI 制造商全稱:Texas Instruments 功能描述:16-BIT BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS |
| SN54ABT16652WD | 制造商:TI 制造商全稱:Texas Instruments 功能描述:16-BIT BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS |
| SN54ABT16657 | 制造商:TI 制造商全稱:Texas Instruments 功能描述:16-BIT TRANSCEIVERS WITH PARITY GENERATORS/CHECKERS AND 3-STATE OUTPUTS |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。