- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄374788 > SI5600 (Electronic Theatre Controls, Inc.) SiPHY-TM OC-192/STM-64 SONET/SDH TRANSCEIVER PDF資料下載
參數(shù)資料
| 型號： | SI5600 |
| 廠商： | Electronic Theatre Controls, Inc. |
| 英文描述： | SiPHY-TM OC-192/STM-64 SONET/SDH TRANSCEIVER |
| 中文描述： | SiPHY -商標(biāo)OC-192/STM-64的SONET / SDH收發(fā)器 |
| 文件頁數(shù)： | 15/28頁 |
| 文件大?。?/td> | 365K |
| 代理商： | SI5600 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁當(dāng)前第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁
Si5600
Preliminary Rev. 0.31
15
consumption in applications that do not use the high
speed transmit data clock.
Loop Timed Operation
The Si5600 may be configured to provide SONET/SDH
compliant loop timed operation. When LPTM is asserted
high, the transmit clock and data timing is derived from
the recovered clock output by the CDR. This is achieved
by dividing down the recovered clock and using it as a
reference source for the transmit CMU. This will
produce a transmit clock and data that are locked to the
timing recovered from the received data path. In this
mode,
a
narrow
band
recommended.
Diagnostic Loopback
loop
filter
setting
is
The Si5600 supports diagnostic loopback which
establishes a loopback path from the serializer output to
the deserializer input. This provides a mechanism for
looping back data input via the low speed transmit
interface TXDIN to the low speed receive data interface
RXDOUT. This mode is enabled by forcing DLBK low.
Line Loopback
The Si5600 supports line loopback which establishes a
loopback path from the high speed receive input to the
high speed transmit output. This provides a mechanism
for looping back the high-speed clock and data
recovered from RXDIN to the transmit data output
TXDOUT and clock TXCLKOUT. This mode is enabled
by forcing LLBK low.
Bias Generation Circuitry
The Si5600 makes use of two external resistors,
RXREXT and TXREXT, to set internal bias currents for
the receive and transmit sections of the Si5600. The
external resistors allows precise generation of bias
currents that significantly reduce power consumption.
The bias generation circuitry requires 3.09 k
(1%)
resistors connected between RXREXT/TXREXT and
GND.
Reference Clock
The Si5600 is designed to operate with reference clock
sources that are either 1/16th or 1/64th the desired
transceiver data rate. The device will support operation
with data rates between 9.9 Gbps and 10.7 Gbps and
the reference clock should be scaled accordingly. For
example, to support 10.66 Gbps operation the reference
clock source would be approximately 167 MHz or
666 MHz. The REFRATE input pin is used to configure
the device for operation with one of the two supported
reference clock submultiples of the data rate.
The Si5600 supports operation with two selectable
reference clock sources. The first configuration uses an
externally provided reference clock that is input via
REFCLK. The second configuration uses the parallel
data clock, TXCLK16IN, as the reference clock source.
When using TXCLK16IN as the reference source, the
narrowband loop filter setting in the CMU may be
preferable to remove jitter that may be present on the
data clock. The selection of reference clock source is
controlled via the REFSEL input.
The CMU in the Si5600’s transmit section multiplies up
the provided reference to the serial transmit data rate.
When the CMU has achieved lock with the selected
reference, the TXLOL output will be driven high.The
CDR in the receive section of the Si5600 uses a
reference clock to center the PLL frequency so that it is
close enough to the data frequency to achieve lock with
the incoming data. When the CDR has locked to the
data, RXLOL is driven high.
Reset
The Si5600 is reset by holding the RESET pin low for at
least 1
μ
s. When RESET is asserted low, the input FIFO
pointers reset and the digital control circuitry initializes.
When RESET transitions high to start normal operation,
the CMU will be calibrated.
Voltage Reference Output
The Si5530 provides an output voltage reference that
can be used by an external circuit to set the LOS
threshold, slicing level, or sampling phase adjust. One
possible implementation would use a resistor divider to
set the control voltage for LOSLVL, SLICELVL, or
PHASEADJ. A second alternative would use a DAC to
set the control voltage. Using this approach, VREF
would be used to establish the range of a DAC output.
The reference voltage is nominally 1.25 V.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| SI5600-BC | SiPHY-TM OC-192/STM-64 SONET/SDH TRANSCEIVER |
| SI7661 | HEATSINK TO-202 CLIP-ON .58 BK |
| SI7661DJ | HEATSINK TO-220 CLIP-ON BLK |
| SI7661CJ | CMOS Voltage Converters |
| SI7661ESA | CMOS VOLTAGE CONVERTERS |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SI5600-BC | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:SiPHY-TM OC-192/STM-64 SONET/SDH TRANSCEIVER |
| SI5600M100 | 制造商:NTE Electronics 功能描述:Cap Aluminum 5600uF 100V 20% (35 X 45mm) 10mm 2000 hr 85°C Bulk |
| SI5600M16 | 制造商:NTE 制造商全稱:NTE Electronics 功能描述:SNAP-IN MOUNT ALUMINUM ELECTROLYTIC |
| SI5600M160 | 制造商:NTE 制造商全稱:NTE Electronics 功能描述:SNAP-IN MOUNT ALUMINUM ELECTROLYTIC |
| SI5600M200 | 制造商:NTE 制造商全稱:NTE Electronics 功能描述:SNAP-IN MOUNT ALUMINUM ELECTROLYTIC |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。