- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄374788 > SI5600-BC (Electronic Theatre Controls, Inc.) SiPHY-TM OC-192/STM-64 SONET/SDH TRANSCEIVER PDF資料下載
參數(shù)資料
| 型號(hào)： | SI5600-BC |
| 廠商： | Electronic Theatre Controls, Inc. |
| 英文描述： | SiPHY-TM OC-192/STM-64 SONET/SDH TRANSCEIVER |
| 中文描述： | SiPHY -商標(biāo)OC-192/STM-64的SONET / SDH收發(fā)器 |
| 文件頁(yè)數(shù)： | 21/28頁(yè) |
| 文件大小： | 365K |
| 代理商： | SI5600-BC |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)當(dāng)前第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)
Si5600
Preliminary Rev. 0.31
21
G4
RESET
I
LVTTL
Device Reset.
Forcing this input low for a at least 1
μ
s will cause
a device reset. For normal operation, this pin
should be held high.
C6–7, D3, E12,
F4, K4, M10–11,
M8
RSVD_GND
Reserved Tie to Ground.
Must tie directly to GND for proper operation.
E4, G12
RSVD_VDD33
Reserved Tie to VDD33.
Must tie directly to VDD33 for proper operation.
A2–3
RXCLK1+,
RXCLK1–
O
LVDS
Differential Clock Output 1.
The clock recovered from the signal present on
RXDIN is divided down by 16 and output on CLK-
OUT. In the absence of data, a stable clock on
RXCLK1 can be maintained by asserting LTR.
B2–3
RXCLK2+,
RXCLK2–
O
LVDS
Differential Clock Output 2.
An auxiliary output clock is provided on this pin
that may be a divided down version of the high
speed clock recovered from the signal present on
RXDIN. The divide factor used in generating
RXCLK2 is set via RXCLK2DIV.
C12
RXCLK2DIV
I
LVTTL
Clock Divider Select.
This input selects the divide factor used to gener-
ate the RXCLK2 output. When this input is driven
low, RXCLK2 is 1/16th the recovered high speed
clock. When driven high, RXCLK2 is 1/64th the
recovered high speed clock rate.
C8
RXCLK2DSBL
I
LVTTL
RXCLK2 Disable.
Driving this input high will disable the RXCLK2
output. This would be used to save power in
applications that do not require an auxiliary clock.
D1, E1
RXDIN+,
RXDIN–
I
High Speed
Differential
Differential Data Input.
Clock and data are recovered from the high
speed data signal present on these pins.
A4–14, B4–14,
C13–14, D13–
14, E13–14,
F13–14, G13,
H13
RXDOUT[15:0]+,
RXDOUT[15:0]–
O
LVDS
Differential Parallel Data Output.
The data recovered from the signal present on
RXDIN is demultiplexed and output as a 16-bit
parallel word via RXDOUT[15:0]. These outputs
are updated on the rising edge of RXCLK1.
F3
RXLOL
O
LVTTL
Loss-of-Lock.
This output is driven low when the recovered
clock frequency deviates from the reference
clock by the amount specified in Table 5.
Pin Number(s)
Name
I/O
Signal Level
Description
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| SI7661 | HEATSINK TO-202 CLIP-ON .58 BK |
| SI7661DJ | HEATSINK TO-220 CLIP-ON BLK |
| SI7661CJ | CMOS Voltage Converters |
| SI7661ESA | CMOS VOLTAGE CONVERTERS |
| Si7661 | CMOS Valtage Converter(高達(dá)20V輸入，CMOS開(kāi)關(guān)電容電壓變換器) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SI5600M100 | 制造商:NTE Electronics 功能描述:Cap Aluminum 5600uF 100V 20% (35 X 45mm) 10mm 2000 hr 85°C Bulk |
| SI5600M16 | 制造商:NTE 制造商全稱:NTE Electronics 功能描述:SNAP-IN MOUNT ALUMINUM ELECTROLYTIC |
| SI5600M160 | 制造商:NTE 制造商全稱:NTE Electronics 功能描述:SNAP-IN MOUNT ALUMINUM ELECTROLYTIC |
| SI5600M200 | 制造商:NTE 制造商全稱:NTE Electronics 功能描述:SNAP-IN MOUNT ALUMINUM ELECTROLYTIC |
| SI5600M25 | 制造商:NTE Electronics 功能描述: |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。