
Rev. 2.0, 09/02, page xxiii of xxxviii
Figures
Section 1 Overview
Figure 1.1 Internal Block Diagram of SH7144...............................................................................3
Figure 1.2 Block Diagram of SH7145............................................................................................4
Figure 1.3 SH7144 Pin Arrangement..............................................................................................5
Figure 1.4 SH7145 Pin Arrangement..............................................................................................6
Section 2 CPU
Figure 2.1 CPU Internal Registers................................................................................................14
Figure 2.2 Data Format in Registers.............................................................................................17
Figure 2.3 Data Formats in Memory.............................................................................................18
Figure 2.4 Transitions between Processing States........................................................................41
Section 3 MCU Operating Modes
Figure 3.1 The Address Map for Each Operating Mode...............................................................46
Section 4 Clock Pulse Generator
Figure 4.1 Block Diagram of the Clock Pulse Generator .............................................................47
Figure 4.2 Connection of the Crystal Oscillator (Example)..........................................................49
Figure 4.3 Crystal Resonator Equivalent Circuit..........................................................................49
Figure 4.4 Example of External Clock Connection......................................................................50
Figure 4.5 Cautions for Oscillator Circuit System Board Design.................................................51
Figure 4.6 Recommended External Circuitry around the PLL .....................................................51
Section 6 Interrupt Controller (INTC)
Figure 6.1 INTC Block Diagram..................................................................................................68
Figure 6.2 Block Diagram of IRQ7 to IRQ0 Interrupts Control...................................................78
Figure 6.3 Interrupt Sequence Flowchart......................................................................................83
Figure 6.4 Stack after Interrupt Exception Processing..................................................................84
Figure 6.5 Example of the Pipeline Operation when an IRQ Interrupt is Accepted.....................86
Figure 6.6 Interrupt Control Block Diagram.................................................................................87
Section 7 User Break Controller (UBC)
Figure 7.1 User Break Controller Block Diagram........................................................................92
Figure 7.2 Break Condition Determination Method.....................................................................97
Section 8 Data Transfer Controller (DTC)
Figure 8.1 Block Diagram of DTC.............................................................................................104
Figure 8.2 Activating Source Control Block Diagram................................................................112
Figure 8.3 DTC Register Information Allocation in Memory Space..........................................112
Figure 8.4 Correspondence between DTC Vector Address and Transfer Information...............113
Figure 8.5 DTC Operation Flowchart.........................................................................................116
Figure 8.6 Memory Mapping in Normal Mode ..........................................................................117
Figure 8.7 Memory Mapping in Repeat Mode............................................................................118