
Rev. 2.0, 09/02, page xxxviii of xxxviii
Table 26.14 A/D Converter Timing............................................................................................688
Table 26.15 H-UDI Timing........................................................................................................689
Table 26.16 AUD Timing...........................................................................................................691
Table 26.17 A/D Converter Characteristics................................................................................693
Table 26.18 Flash Memory Characteristics ................................................................................694
Appendix A Pin States
Table A.1 Pin States (SH7144)...................................................................................................697
Table A.2 Pin States (SH7145)...................................................................................................701
Table A.3 Pin States ...................................................................................................................705
Table A.4 Pin States ...................................................................................................................705
Table A.5 Pin States ...................................................................................................................706
Appendix B Pin States of Bus Related Signals
Table B.1 Pin States of Bus Related Signals (1).........................................................................707
Table B.1 Pin States of Bus Related Signals (2).........................................................................708
Table B.1 Pin States of Bus Related Signals (3).........................................................................709