參數(shù)資料
型號(hào)： SDA9380-B21
廠商： MICRONAS SEMICONDUCTOR HOLDING AG
元件分類： 消費(fèi)家電
英文描述： EDDC Enhanced Deflection Controller and RGB Processor
中文描述： SPECIALTY CONSUMER CIRCUIT, PQFP64
封裝： PLASTIC, MQFP-64
文件頁(yè)數(shù)： 19/72頁(yè)
文件大小： 366K
代理商： SDA9380-B21
SDA 9380 - B21
Preliminary Data Sheet
System description
Micronas
5-11
2001-01-29
5.2
Circuit description
The HSYNC is reference for a numeric PLL. This PLL generates a clock which is phase locked to
the incoming horizontal sync pulse and exactly 864 times faster than the horizontal frequency. The
polarity of the external horizontal sync pulses may be positive (see figure below) or negative. In
case of negative polarity the incoming HSYNC signal is automatically inverted for an easier applica-
tion in VGA or SVGA mode.
Incoming signal HSYNC (internal clock)
Pulse width t
w
for I
2
C-bus Bit ’HSWMI’=0:
1.5
μ
s ... 4.5
μ
s (High or Low level)
3.0
μ
s ... 9.0
μ
s (High or Low level)
Pulse width t
w
for I
2
C-bus Bit ’HSWMI’=1:
0.8
μ
s ... 4.5
μ
s (High or Low level)
1.7
μ
s ... 9.0
μ
s (High or Low level)
FH1_2 = High
FH1_2 = Low
FH1_2 = High
FH1_2 = Low
(The specified pulse width depends on the I2C-bus bits INCR4...INCR0 rsp. PLL clock frequency.
The above values are valid for INCR = 6. For higher INCR values the allowed pulse width is
decreasing proportional to the increasing PLL clock frequency.)
The described input signal is first applied to an A/D converter. Conversion takes place with 7 bits
and a nominal frequency of 27 MHz. The digital PLL uses a low pass filter to obtaine defined slopes
for further measurements (PAL/NTSC applications). In addition the actual high and low level of the
signal as well as a threshold value is evaluated and used to calculate the phase error between inter-
nal clock and external horizontal sync pulse. By means of digital PI filtering an increment is gained
from this. The PI filter can be set by the I
2
C-bus VCR bit so that the lock-in behaviour of the PLL is
optimal in relation to either the TV or VCR mode. Moreover it is possible to adapt the nominal fre-
quency by means of 5 I
2
C-bus bits (INCR4..INCR0) to different horizontal frequencies. An additional
bus bit GENMOD offers the possibility to use the PLL as a frequency generator which frequency is
controlled by the INCR bits.
V
HSmin
V
HSpp
V
HSmax
t
W
相關(guān)PDF資料
PDF描述
SDA9388X Single-Chip Picture in Picture IC
SDA9400 Scan Rate Converter using Embedded DRAM Technology Units
SDA9410-B13 Display Processor and Scan Rate Converter using Embedded DRAM Technology Units
SDA9415-B13 Display Processor and Scan Rate Converter
SDA9488X Cost-effective Picture-In-Picture ICs
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
SDA9388X 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:Single-Chip Picture in Picture IC
SDA9400 制造商:MICRONAS 制造商全稱:MICRONAS 功能描述:Scan Rate Converter using Embedded DRAM Technology Units
SDA9401 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Scan Rate Converter using Embedded DRAM Technology Units
SDA9410-B13 制造商:MICRONAS 制造商全稱:MICRONAS 功能描述:Display Processor and Scan Rate Converter using Embedded DRAM Technology Units
SDA9415-B13 制造商:MICRONAS 制造商全稱:MICRONAS 功能描述:Display Processor and Scan Rate Converter
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*