- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄374747 > SDA5250M (SIEMENS A G) ICs for Consumer Electronics PDF資料下載
參數(shù)資料
| 型號(hào)： | SDA5250M |
| 廠商： | SIEMENS A G |
| 元件分類： | 圖文 |
| 英文描述： | ICs for Consumer Electronics |
| 中文描述： | TELETEXT AND VPS/PDC DECODER, PQFP80 |
| 文件頁(yè)數(shù)： | 78/143頁(yè) |
| 文件大?。?/td> | 1050K |
| 代理商： | SDA5250M |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)當(dāng)前第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)
SDA 525x
Semiconductor Group
78
1998-04-08
unintentionally entering the power-down mode. The following instruction sequence may
serve as an example:
ORL
PCON,#00000010
B
Set bit PDE, bit PDS must not be set.
ORL
PCON,#01000000
B
Set bit PDS, bit PDE must not be set.
The instruction that sets bit PDS is the last instruction executed before going into power-
down mode.
If idle mode and power-down mode are invoked simultaneously, the power-down mode
takes precedence.
The only exit from power-down mode is a hardware reset. The reset will redefine all
SFRs, but will not change the contents of internal RAM.
6.3.6
There are 26 I/O-pins configured as three 8-bit ports, one 4-bit-port (P2.0 – 2.3) and one
2-bit port (P4.0 – 4.1, P4.1 for ROM-less version only). Each pin can be individually and
independently programmed as input or output and each can be configured dynamically.
An instruction that uses a port's bit/byte as a source operand reads a value that is the
logical AND of the last value written to the bit/byte and the polarity being applied to the
pin/pins by an external device (this assumes that none of the processor's electrical
specifications are being violated). An instruction that reads a bit/byte, operates on the
content, and writes the result back to the bit/byte, reads the last value written to the
bit/byte instead of the logic level at the pin/pins. Pins comprising a single port can be
made a mixed collection of inputs and outputs by writing a “one” to each pin that is to be
an input. Each time an instruction uses a port as the destination, the operation must write
“ones” to those bits that correspond to the input pins. An input to a port pin needs not to
be synchronized to the oscillator.
All the port latches have “one” s written to them by the reset function. If a “zero” is
subsequently written to a port latch, it can be reconfigured as an input by writing a “one”
to it.
The instructions that perform a read of, operation on, and write to a port's bit/byte are
INC, DEC, CPL, JBC, SETB, CLR, MOV P.X, CJNE, DJNZ, ANL, ORL, and XRL. The
source read by these operations is the last value that was written to the port, without
regard to the levels being applied at the pins. This insures that bits written to a “one” (for
use as inputs) are not inadvertently cleared.
Port 0 has an open-drain output. Writing a “one” to the bit latch leaves the output
transistor off, so the pin floats.
In that condition it can be used as a high-impedance input. Port 0 is considered “true
bidirectional”, because when configured as an input it floats.
Ports 1, 3 and 4 have “quasi-bidirectional” output drivers which comprise an internal
pullup resistor of 10 k
to 40 k
. When configured as inputs they pull high and will
Ports and I/O-Pins
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| SDA5251 | ICs for Consumer Electronics |
| SDA5251M | ICs for Consumer Electronics |
| SDA5254 | 8-BIT SINGLE CHIP MICROCONTROLLERS |
| SDA5254-2 | ICs for Consumer Electronics |
| SDA 5251 | TVTEXT 8-Bit Microcontroller(ROM-Versions )(TV視頻的8位微控制器（含ROM 型 ）) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SDA5250M-2 | 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:ICs for Consumer Electronics |
| SDA5251 | 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:ICs for Consumer Electronics |
| SDA5251-2 | 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:ICs for Consumer Electronics |
| SDA5251M | 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:ICs for Consumer Electronics |
| SDA5251M-2 | 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:ICs for Consumer Electronics |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。