參數(shù)資料
型號(hào)： sda 9361
廠商： SIEMENS AG
英文描述： DDC-PLUS-Deflection Controller(DDC 過偏轉(zhuǎn)控制器)
中文描述： DDC的加偏轉(zhuǎn)控制器（DDC的過偏轉(zhuǎn)控制器）
文件頁(yè)數(shù)： 27/47頁(yè)
文件大小： 237K
代理商： SDA 9361
SDA 9361
Semiconductor Group
27
1998-02-01
Additional to the control items Vertical angle, Vertical bow and Horizontal shift, this
product influences the horizontal phase at the output HD according to the following
equation:
(if RABL = 0)
(if RABL = 1)
φ
:variation of horizontal phase at the output HD
(positive values: shift left, negatives values: shift right)
V
ABL
:variation of ABL input voltage (units: Volt)
CLL
:864
*
F
H
1)
The factor 52 depends on
V
REFP
Vertical Blanking Time (VBT)
VBT defines the vertical blanking pulse VBL which is part of the output signal SCP. VBL
is synchronized with the leading edge of HSYNC. It always starts and stops at the
beginning of line and never in the center.
a) Case of STE = 0
In this case the control item Vertical blanking time defines the duration of the
V-blanking pulse (VBL) exactly in number of lines. Because of IC internal limitations
16 through 127 lines can be blanked. If BSE = 0 the control item Vertical blanking
time is disabled and always 21 lines (default value if disabled) are blanked.
After power on the control bit BSE is 0. Therefore 21 lines will be blanked before any
programming of the IC. If
Vertical Blanking Time
is less or equals 21 lines, VBL
starts (point A in fig. above) always 0 ... 0.5 line (new odd field) or 0.5 ... 1 line (new
even field) prior to the vertical flyback. Otherwise VBL is concentric to a fictitious
vertical flyback period of 21 lines, that means VBL starts (VBT - 21) / 2 lines at the
end of an odd field or (VBT - 20) / 2 at the end of an even field prior to point A.
Possible start points are only the beginning of line.
φ
V
ABL
*
AFC EHT compensation
64
---------------------------------------------------------------- *
52
1
)
CLL
-----------
=
φ
V
ABL
*
AFC EHT compensation
256
---------------------------------------------------------------- *
52
1
)
CLL
-----------
=
相關(guān)PDF資料
PDF描述
SDA9380-B21 EDDC Enhanced Deflection Controller and RGB Processor
SDA9388X Single-Chip Picture in Picture IC
SDA9400 Scan Rate Converter using Embedded DRAM Technology Units
SDA9410-B13 Display Processor and Scan Rate Converter using Embedded DRAM Technology Units
SDA9415-B13 Display Processor and Scan Rate Converter
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
SDA9362 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:DDC-PLUS-Deflection Controller
SDA9380 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:EDDC MEGAVISION IC set to support single chip back end solutions for SDTV up to HDTV CRTs
SDA9380-B21 制造商:MICRONAS 制造商全稱:MICRONAS 功能描述:EDDC Enhanced Deflection Controller and RGB Processor
SDA9388X 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:Single-Chip Picture in Picture IC
SDA9400 制造商:MICRONAS 制造商全稱:MICRONAS 功能描述:Scan Rate Converter using Embedded DRAM Technology Units
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*