參數(shù)資料
型號(hào): OR4E10
廠商: Lineage Power
英文描述: Field-Programmable Gate Arrays(現(xiàn)場可編程門陣列)
中文描述: 現(xiàn)場可編程門陣列(現(xiàn)場可編程門陣列)
文件頁數(shù): 113/132頁
文件大?。?/td> 2667K
代理商: OR4E10
Lucent Technologies Inc.
113
Preliminary Data Sheet
August 2000
ORCA Series 4 FPGAs
Ball
Bank
Pad
Function
Pair*
Differential
AP28
AN28
AL27
AL28
AK27
AM28
AN29
AK28
AM29
AP29
AL29
AP30
AN30
AK29
AM30
AL30
AP31
AN31
AK31
AJ30
AK32
AL33
AH30
AL34
AJ31
AJ32
AH31
AK33
AG30
AK34
AJ33
AF30
BR
BR
BR
BR
BR
BR
BR
BR
BR
BR
BR
BR
BR
BR
BR
BR
BR
BR
BR
BR
BR
BR
BR
BR
BR
BR
BR
BR
BR
BR
BR
BR
PB40C
PB40D
PB41C
PB41D
PB42C
PB43A
PB43D
PB44C
PB44D
PB45B
PB45A
PB45C
PB45D
PB46C
PB46D
PB47C
PB47D
V
DD
33
V
DD
33
PR46C
PR46D
PR45C
PR45D
PR44C
PR44D
PR43C
PR43D
PR42C
PR42D
PR41C
PR41D
PR40A
L4T_A0
L4C_A0
L5T_A0
L5C_A0
L6T_D1
L6C_D1
L7C_A2
L7T_A2
L8T_A0
L8C_A0
L9T_D1
L9C_D1
L10T_D2
L10C_D2
L11T_D1
L11C_D1
L12T_D2
L12C_D2
L13T_D2
L13C_D2
L14T_D0
L14C_D0
L15T_D2
L15C_D2
L16T_D0
L16C_D0
TRUE
COMPLEMENT
TRUE
COMPLEMENT
VREF
VREF
VREF
PLL_CK5T
PLL_CK5C
PLL_CK4T
PLL_CK4C
VREF
VREF
TRUE
COMPLEMENT
COMPLEMENT
TRUE
TRUE
COMPLEMENT
TRUE
COMPLEMENT
TRUE
COMPLEMENT
TRUE
COMPLEMENT
TRUE
COMPLEMENT
TRUE
COMPLEMENT
TRUE
COMPLEMENT
TRUE
COMPLEMENT
TRUE
COMPLEMENT
Pin Information
(continued)
Table 46. OR4E6 680-Pin PBGAM Pinout
(continued)
* Differential pairs and physical locations are numbered within each bank (e.g., L19C_A0 is ninteenth pair in an associated bank). The C indi-
cates complementary differential whereas a T indicates true differential. The _A0 indicates the physical location is adjacent balls in either hor-
zontal/vertical direction. Other physical indicators are as follows:
_A1 indicates one ball between pairs.
_A2 indicates two balls between pairs.
_D0 indicates balls are diagonally adjacent.
_D1 indicates diagonally adjacent separated by one physical ball.
相關(guān)PDF資料
PDF描述
OR4E14 Field-Programmable Gate Arrays(現(xiàn)場可編程門陣列)
OR4E2 Field-Programmable Gate Arrays(現(xiàn)場可編程門陣列)
OR4E4 Field-Programmable Gate Arrays(現(xiàn)場可編程門陣列)
OR4E6 Field-Programmable Gate Arrays(現(xiàn)場可編程門陣列)
ORT4622 Field-Programmable System Chip (FPSC) Four Channel x 622 Mbits/s Backplane Transceiver(現(xiàn)場可編程系統(tǒng)芯片(四通道x 622 M位/秒背板收發(fā)器))
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
OR4E14 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field-Programmable Gate Arrays
OR4E2 制造商:AGERE 制造商全稱:AGERE 功能描述:Field-Programmable Gate Arrays
OR4E2-1BA256 制造商:未知廠家 制造商全稱:未知廠家 功能描述:FPGA
OR4E2-1BA352 制造商:未知廠家 制造商全稱:未知廠家 功能描述:FPGA
OR4E2-1BA416 制造商:未知廠家 制造商全稱:未知廠家 功能描述:FPGA