參數(shù)資料
型號: NHI-1598ET/883
廠商: NATIONAL HYBRID INC
元件分類: 微控制器/微處理器
英文描述: 2 CHANNEL(S), MIL-STD-1553 CONTROLLER, CPGA69
封裝: 1.100 X 1.100 INCH, CERAMIC, PLUG IN, PGA-69
文件頁數(shù): 9/89頁
文件大?。?/td> 569K
代理商: NHI-1598ET/883
-
16
MIO
Bits: 6
RT
1= Defines that certain reserved mode commands with data shall be legal and access the I/ O
bus without dependence on host initialization or the BUSY bit in the BASIC STATUS register.
This feature can be used, for example, to set a watchdog timer or read a hardware status
register via the Mil Bus even though the host's state may be undefined.
The I/ O operations are restricted to the data word's lower byte. The mode commands and their
corresponding I/ O addresses in decimal are as follows:
T/R
MODE CODE
I/O ADR(2,1)
I/O WR_L
I/O RD_L
T
24
00
1
0
T
25
10
1
0
R
27
10
0
1
R
28
00
0
1
CMD0
Bits: 5
RT
0= Specifies that after a legal valid command is received, a pulse shall be outputted on a pin
specified by the PULSE field in the corresponding data table tag word. The pulse is activated
together with 2 I/ O control signals (CMDS= 1 and *I/ O WR = 0).
1= Specifies that after a valid legal command is received, the word count/ mode code field
(together with CMDS= 1 and *I/ O WR = 0) shall be outputted on the 5 least significant bits of
the discrete I/ O bus. (Although the protocol chip outputs the entire command, only 5 bits are
outputted by the NHi- RT due to pin- out restrictions).
SRQRST
Bits: 4
RT
1= Specifies that the service request bit in the STATUS word will be reset upon reception of a
valid "Transmit Vector Word" mode command.
SSF_ TF
Bits: 3
RT
0= Specifies that the Sub- System Flag in the Status Word will be determined by the value
of the SSF_ TF pin.
1= Specifies that the Terminal Flag in the Status Word will be determined by the value of the
SSF_ TF pin.
NTAG
Bits: 2
RT
1= Specifies that all the data tables shall be without tag words. This mode of operation can be
used to store received data from several subaddresses into a contiguous block without
interspersed tag words. This feature can facilitate, for example, software upload.
BINH
Bits: 1
BC/ RT
1= Disables reception on bus B.
AINH
Bits: 0
BC/ RT
1= Disables reception on bus A.
4.2.2
POINTER TABLE ADDRESS
Address: 1
R/ W
RT
This register holds the address of the table of pointers used in the RT mode when accessing data
tables. The address is specified as a word address in the lower 4K of the memory space. After
POR the register is initialized to 1000 (hex), with D1 as the LSB of the word address. D0 is a
DON’T CARE and should be set to 0.
Note: The RT pointer table must always be located in the lower 4K words of memory.
相關(guān)PDF資料
PDF描述
NJG1145UA2 90 MHz - 2150 MHz RF/MICROWAVE WIDE BAND LOW POWER AMPLIFIER
NJG1515AVB2 RF/MICROWAVE TRANSFER SWITCH
NJG1667MD7 1000 MHz - 2500 MHz RF/MICROWAVE SGL POLE FIVE THROW SWITCH, 0.8 dB INSERTION LOSS
NJU6319DC 6.25 MHz, OTHER CLOCK GENERATOR, UUC6
NJU6338BE 17.5 MHz, OTHER CLOCK GENERATOR, PDSO8
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
NHI21PKZ0 制造商:EATON MOELLER 功能描述:Contactor 制造商:EATON MOELLER 功能描述:CONTACTOR; Contact Configuration:3PST-2NO / SPST-NC; IP / NEMA Rating:IP20; No. of Poles:3 ;RoHS Compliant: Yes
NHI21-PKZ0 制造商:Moeller Electric Corporation 功能描述:Auxiliary Switch Nhi-Pkz0
NHI21-PKZO 制造商:EATON MOELLER 功能描述:CONTACT BLOCK 2NO+1NC
NHI350AM2 S LJ3S 制造商:Intel 功能描述:Ethernet CTLR Single Chip 10Mbps/100Mbps/1000Mbps 3.3V 256-Pin BGA 制造商:Intel 功能描述:POWERVILLE, ETHERNET CONTROLLER I350-AM2 - Trays
NHI350AM2 S LJ3S 制造商:Intel 功能描述:Ethernet ICs Controller IEEE 10/ 100/1000 Mbps BGA256